X45620
PIN DESCRIPTION (Continued)
Pin
Name
Function
8
RESET
/MR
Reset Output/Manual Reset Input. This is an Input/Output pin.
RESET Output. This is an active LOW, open drain output which goes active whenever VCC falls
below the minimum VCC sense level. When RESET is active communication to the device is interrupt-
ed. RESET remains active until VCC rises above the minimum VCC sense level for tPURST. RESET
also goes active on power-up and remains active for tPURST after the power supply stabilizes.
MR Input. This is an active LOW debounced input. When MR is active, the RESET pins are assert-
ed. When MR is released, the RESET remains asserted for tPURST, and then released.
9
WDO
Watchdog Output. WDO is an active low, open drain output which goes active whenever the
watchdog timer goes active. WDO remains active for 150ms, then returns to the inactive state.
10
11
VSS
Ground
SDA
Serial Data. SDA is a bidirectional pin used to transfer data into and out of the device. It is an open
drain output, requires the use of a pull-up resistor.
14
12–13
15
SCL
NC
Serial Clock. The SCL input is used to clock all data into and out of the device.
No internal connections
VBATT
Battery Supply Voltage. This input provides a backup supply in the event of a failure of the pri-
mary VCC voltage. The VBATT voltage typically provides the supply voltage necessary to maintain
the contents of SRAM and also powers the internal logic to “stay awake.” If unused, connect VBATT
to ground.
16
VOUT
Output Voltage.
V
OUT = VCC if VCC > VTRIP1
IF VCC < VTRIP1, then,
VOUT = VCC if VCC > VBATT+0.03
OUT = VBATT if VCC < VBATT-0.03
.
V
Note: There is hysteresis around VBATT ± 0.03V point to avoid oscillation at or near the
switchover voltage. A capacitance of 0.1µF must be connected to Vout to ensure stability.
17
BATT-ON Battery On. This CMOS output goes HIGH when the VOUT switches to VBATT and goes LOW
when VOUT switches to VCC. It is used to drive a external P-channel FET when VCC = VOUT and
current requirements are greater than 50mA.
The purpose of this output is to drive an external FET to get higher operating currents when the
V
V
CC supply is fully functional. In the event of a VCC failure, the battery voltage is applied to the
OUT pin and the external transistor is turned off. In this “backup condition,” the battery only needs
to supply enough voltage and current to keep SRAM devices from losing their data-there is no
communication at this time.
18
19
NC
No Connect
WP
Write Protect. The WP pin works in conjunction with a nonvolatile WPEN bit to “lock” the setting
of the Watchdog Timer control and the memory write protect bits. This pin has an internal pull down
resistor. (>10MΩ typical)
20
VCC
Supply Voltage/V1 Voltage Monitor Input. When the V1MON input is less than the VTRIP1
voltage, RESET and LOWLINE go ACTIVE.
(V1MON)
FN8250.0
July 29, 2005
3