5秒后页面跳转
捷配首页

Datasheet > X4163S8Z-2.7A
X4163S8Z-2.7A PDF预览

X4163S8Z-2.7A

更新时间： 2024-02-08 02:30:58
品牌 Logo 应用领域
英特矽尔 - INTERSIL 光电二极管监控可编程只读存储器电动程控只读存储器电可擦编程只读存储器
页数 文件大小 规格书
22页 352K
描述
CPU Supervisor with 16K EEPROM

阅读下载

获取价格

X4163S8Z-2.7A 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：SOIC
包装说明：SOP,针数：8
Reach Compliance Code：unknownECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.69
Is Samacsys：N其他特性：RESET THRESHOLD VOLTAGE IS 2.92V
可调阈值：NO模拟集成电路 - 其他类型：POWER SUPPLY MANAGEMENT CIRCUIT
JESD-30 代码：R-PDSO-G8JESD-609代码：e3
长度：4.9022 mm信道数量：1
功能数量：1端子数量：8
最高工作温度：70 °C最低工作温度：
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
峰值回流温度（摄氏度）：260认证状态：Not Qualified
座面最大高度：1.7272 mm最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：2.7 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：COMMERCIAL端子面层：MATTE TIN
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：3.9116 mmBase Number Matches：1

X4163S8Z-2.7A 数据手册

 浏览型号X4163S8Z-2.7A的Datasheet PDF文件第2页浏览型号X4163S8Z-2.7A的Datasheet PDF文件第3页浏览型号X4163S8Z-2.7A的Datasheet PDF文件第4页浏览型号X4163S8Z-2.7A的Datasheet PDF文件第6页浏览型号X4163S8Z-2.7A的Datasheet PDF文件第7页浏览型号X4163S8Z-2.7A的Datasheet PDF文件第8页 
X4163, X4165  
PRINCIPLES OF OPERATION  
Power On Reset  
WATCHDOG TIMER  
The Watchdog Timer circuit monitors the microproces-  
sor activity by monitoring the SDA and SCL pins. The  
microprocessor must toggle the SDA pin HIGH to  
LOW periodically, while SCL is HIGH (this is a start bit)  
prior to the expiration of the watchdog time out period to  
prevent a RESET/RESET signal. The state of two non-  
volatile control bits in the Status Register determine  
the watchdog timer period. The microprocessor can  
change these watchdog bits, or they may be “locked”  
by tying the WP pin HIGH.  
Application of power to the X4163, X4165 activates a  
Power On Reset Circuit that pulls the RESET/RESET  
pin active. This signal provides several benefits.  
– It prevents the system microprocessor from starting  
to operate with insufficient voltage.  
– It prevents the processor from operating prior to sta-  
bilization of the oscillator.  
– It allows time for an FPGA to download its configura-  
tion prior to initialization of the circuit.  
EEPROM INADVERTENT WRITE PROTECTION  
– It prevents communication to the EEPROM, greatly  
reducing the likelihood of data corruption on power up.  
When RESET/RESET goes active as a result of a low  
voltage condition or Watchdog Timer Time Out, any in-  
progress communications are terminated. While  
RESET/RESET is active, no new communications are  
allowed and no nonvolatile write operation can start.  
Nonvolatile writes in-progress when RESET/RESET  
goes active are allowed to finish.  
When V  
exceeds the device V  
threshold value  
CC  
TRIP  
for  
200ms  
(nominal)  
the  
circuit  
releases  
RESET/RESET allowing the system to begin operation.  
LOW VOLTAGE MONITORING  
Additional protection mechanisms are provided with  
memory Block Lock and the Write Protect (WP) pin.  
These are discussed elsewhere in this document.  
During operation, the X4163, X4165 monitors the V  
CC  
level and asserts RESET/RESET if supply voltage  
falls below preset minimum The  
a
V
.
TRIP  
RESET/RESET signal prevents the microprocessor  
from operating in a power fail or brownout condition.  
The RESET/RESET signal remains active until the  
voltage drops below 1V. It also remains active until  
V
THRESHOLD RESET PROCEDURE  
CC  
The X4163, X4165 is shipped with a standard V  
threshold (V  
over normal operating and storage conditions. How-  
ever, in applications where the standard V is not  
CC  
) voltage. This value will not change  
TRIP  
V
returns and exceeds V  
for 200ms.  
CC  
TRIP  
TRIP  
exactly right, or if higher precision is needed in the  
value, the X4163, X4165 threshold may be  
V
TRIP  
adjusted. The procedure is described below, and uses  
the application of a nonvolatile control signal.  
Figure 1. Set V  
Level Sequence (V = desired V values WEL bit set)  
TRIP  
TRIP  
CC  
VP = 12-15V  
WP  
0 1 2 3 4 5 6 7  
0 1 2 3 4 5 6 7  
0 1 2 3 4 5 6 7  
0 1 2 3 4 5 6 7  
SCL  
SDA  
A0h  
00h  
01h  
00h  
FN8120.1  
May 12, 2006  
5
12345678...22

下载PDF

与X4163S8Z-2.7A相关器件

型号 品牌 描述 获取价格 数据表
X4163S8Z-4.5A INTERSIL CPU Supervisor with 16K EEPROM

获取价格
X4163V8 INTERSIL CPU Supervisor with 16K EEPROM

获取价格
X4163V8-2.7 INTERSIL CPU Supervisor with 16K EEPROM

获取价格
X4163V8-2.7A RENESAS 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8, PLASTIC, MO-153AC, TSSOP-8

获取价格
X4163V8-2.7A INTERSIL CPU Supervisor with 16K EEPROM

获取价格
X4163V8-4.5A INTERSIL CPU Supervisor with 16K EEPROM

获取价格

与X4163S8Z-2.7A相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证