Datasheet > X4163S8I-4.5A

X4163S8I-4.5A

更新时间： 2024-01-12 13:56:25

品牌	Logo	应用领域
英特矽尔 - INTERSIL		光电二极管监控可编程只读存储器电动程控只读存储器电可擦编程只读存储器
页数	文件大小	规格书
21页	330K
描述
CPU Supervisor with 16K EEPROM

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

X4163S8I-4.5A 技术参数

是否Rohs认证：	不符合	生命周期：	Transferred
包装说明：	PLASTIC, SOIC-8	Reach Compliance Code：	unknown
风险等级：	5.76	Is Samacsys：	N
可调阈值：	YES	模拟集成电路 - 其他类型：	POWER SUPPLY MANAGEMENT CIRCUIT
JESD-30 代码：	R-PDSO-G8	JESD-609代码：	e0
长度：	4.89 mm	信道数量：	1
功能数量：	1	端子数量：	8
最高工作温度：	85 °C	最低工作温度：	-40 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	SOP
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE
认证状态：	Not Qualified	座面最大高度：	1.75 mm
最大供电电压 (Vsup)：	5.5 V	最小供电电压 (Vsup)：	4.5 V
标称供电电压 (Vsup)：	5 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子面层：	Tin/Lead (Sn/Pb)	端子形式：	GULL WING
端子节距：	1.27 mm	端子位置：	DUAL
宽度：	3.9 mm	Base Number Matches：	1

X4163S8I-4.5A 数据手册

X4163, X4165

BP2, BP1, BP0: Block Protect Bits (Nonvolatile)

again. Writes to the WEL bit do not cause a nonvolatile

write cycle, so the device is ready for the next opera-

tion immediately after the stop condition.

The Block Protect Bits, BP2, BP1 and BP0, determine

which blocks of the array are write protected. A write to

a protected block of memory is ignored. The block pro-

tect bits will prevent write operations to the following

segments of the array.

WD1, WD0: Watchdog Timer Bits

The bits WD1 and WD0 control the period of the

Watchdog Timer. The options are shown below.

Protected Addresses

(Size)

Array Lock

None

WD1

WD0

Watchdog Time Out Period

1.4 seconds

None (factory setting)

None

600 milliseconds

None

200 milliseconds

0000h - 7FFh (2K bytes)

000h - 03Fh (64 bytes)

000h - 07Fh (128 bytes)

000h - 0FFh (256 bytes)

000h - 1FFh (512 bytes)

Full Array (All)

First Page (P1)

First 2 pgs (P2)

First 4 pgs (P4)

First 8 pgs (P8)

disabled (factory setting)

Write Protect Enable

These devices have an advanced Block Lock scheme

that protects one of five blocks of the array when

enabled. It provides hardware write protection through

the use of a WP pin and a nonvolatile Write Protect

Enable (WPEN) bit.

RWEL: Register Write Enable Latch (Volatile)

The RWEL bit must be set to “1” prior to a write to the

Control Register.

The Write Protect (WP) pin and the Write Protect

Enable (WPEN) bit in the Control Register control the

programmable Hardware Write Protect feature. Hard-

ware Write Protection is enabled when the WP pin and

the WPEN bit are HIGH and disabled when either the

WP pin or the WPEN bit is LOW. When the chip is

Hardware Write Protected, nonvolatile writes to the

block protected sections in the memory array cannot be

written and the block protect bits cannot be changed.

Only the sections of the memory array that are not

block protected can be written. Note that since the

WPEN bit is write protected, it cannot be changed

back to a LOW state; so write protection is enabled as

long as the WP pin is held HIGH.

WEL: Write Enable Latch (Volatile)

The WEL bit controls the access to the memory and to

the Register during a write operation. This bit is a vola-

tile latch that powers up in the LOW (disabled) state.

While the WEL bit is LOW, writes to any address,

including any control registers will be ignored (no

acknowledge will be issued after the Data Byte). The

WEL bit is set by writing a “1” to the WEL bit and

zeroes to the other bits of the control register. Once

set, WEL remains set until either it is reset to 0 (by

writing a “0” to the WEL bit and zeroes to the other bits

of the control register) or until the part powers up

Table 1. Write Protect Enable Bit and WP Pin Function

Memory Array not

Block Protected

Memory Array Block

WPEN

Protected

WPEN Bit

Writes OK

Protection

Software

LOW

HIGH

Writes OK

Writes Blocked

Writes OK

Software

Writes Blocked

Hardware

FN8120.0

April 13, 2005

1...3 4 567 8 9...21

下载PDF

与X4163S8I-4.5A相关器件

型号	品牌	描述	获取价格	数据表
X4163S8IZ	RENESAS	1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8, ROHS COMPLIANT, SOIC-8	获取价格
X4163S8IZ-2.7	INTERSIL	CPU Supervisor with 16K EEPROM	获取价格
X4163S8IZ-2.7A	INTERSIL	CPU Supervisor with 16K EEPROM	获取价格
X4163S8IZ-2.7A	RENESAS	1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8, ROHS COMPLIANT, SOIC-8	获取价格
X4163S8IZ-4.5A	INTERSIL	CPU Supervisor with 16K EEPROM	获取价格
X4163S8IZ-4.5A	RENESAS	1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8, ROHS COMPLIANT, SOIC-8	获取价格

与X4163S8I-4.5A相关文章

一文带你了解压敏电阻器在直流电路中的过压保护作用
2024-05-21

1
可控硅触发板选型指南
2024-05-21

1
蓝白可调电位器的原理与使用特点解析
2024-05-21

2
网络滤波器、EMI滤波器与EMC滤波器：分类关系与功能详解
2024-05-20

10

产品中心

服务支持

精选活动

关于我们

帮助中心

X4163S8I-4.5A

X4163S8I-4.5A 技术参数

X4163S8I-4.5A 数据手册

与X4163S8I-4.5A相关器件

与X4163S8I-4.5A相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

X4163S8I-4.5A

X4163S8I-4.5A 技术参数

X4163S8I-4.5A 数据手册

与X4163S8I-4.5A相关器件

与X4163S8I-4.5A相关文章

您还可以找

您在本页遇到什么问题？