VITESSE
SEMICONDUCTOR CORPORATION
Advance Product Information
10 Mb/s to 2.7 Gb/s
Adaptive Clock and Data Recovery
VSC8123
Features
• User definable control algorithms for acqui-
sition, tracking, and error profiling
• Continous frequency coverage from 10 Mbits/sec to
2.7 Gbits/sec data rates
• Integrated high-gain AGC front end with
offset correction and on-die termination
• Programmable acquisition and tuning of frequency,
phase and voltage -- no reference clock required
• Secondary high-level input for backup data
input or hint/LOS clock
• Built-in bit level error rate monitoring operates
independently of in-service data channel
Typical System Block Diagram
TIA
CDR
Demultiplexer
VSC8140/
VSC8164
VSC7948
VSC8123
System interface
Controller
General Description
The VSC8123 is a universal clock and data recovery system designed for a broad range of system applica-
tions. The integrated frequency synthesizer provides continuous coverage from 10 Mbits/sec to OC-48+FEC
data rates with SONET quality output. In addition to its broadband capability, the VSC8123 is designed for the
most demanding applications, where signal integrity is low and the absolute maximum voltage and timing mar-
gin is required. The VSC8123 offers signal acquisition capabilities far beyond what conventional CDRs offer, in
a highly monolithic form.
In addition to the broadband synthesizer capability, the VSC8123 also has the ability to dynamically modify
its acquisition point in both voltage and phase. This enables the VSC8123 to acquire data in the presence of sig-
nificant symmetry distortion or “bad spots” in the data eye. Integrated voltage and phase adjustment is provided
to offset the sampling point over the entire voltage and phase range of the input data eye. Additional circuitry is
provided to measure relative bit-error rates without affecting the integrity of the active data stream. Using an
external controller, the VSC8123 can acquire frequency, scan the incoming data eye and automatically set its
position to optimize margin in both voltage and phase. This optimization can be one-time on power-up, or set to
continuously repeat without taking the data stream off-line -- no errors will be introduced into the output data
stream as the chip tracks the center of the data eye.
Through the controller interface, the VSC8123 can provide telemetry on the condition of the incoming data
eye and the quality of the acquisition without taking the data off-line, enabling eye profiling, Q-testing, signal
strength measurements, and bit-level error detection/prediction -- all non-invasively.
G52302-0, Rev. 2.0
2/29/00
VITESSE SEMICONDUCTOR CORPORATION
741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896
Page 1