VITESSE
SEMICONDUCTOR CORPORATION
Preliminary Datasheet
Multi-Gigabit Interconnect Chip
VSC7216-01
Features
• Received Data Aligned to Local REFCLK or to
• 4 ANSI X3T11 Fibre Channel and IEEE 802.3z
Recovered Clock
Gigabit Ethernet Compliant Transceivers
• PECL Rx Signal Detect and Cable Equalization
• Over 8 Gb/s Duplex Raw Data Rate
• Per-Channel Serial Tx-to-Rx and Parallel Rx-
• Redundant PECL Tx Outputs and Rx Inputs
to-Tx Internal Loopback Modes
• 8B/10B Encoder/Decoder per Channel, Optional
• Clock Multiplier Generates Baud Rate Clock
• Automatic Lock-to-Reference
• JTAG Boundary Scan Support for TTL I/O
• Built-In Self Test
Encoder/Decoder Bypass Operation
• “ASIC-FriendlyTM” Timing Options for Transmitter
Parallel Input Data
• Elastic Buffers for Intra/Inter-Chip Cable Deskewing
and Channel-to-Channel Alignment
• 3.3V Supply, 3.0W
• Tx/Rx Rate Matching via IDLE Insertion/Deletion
• Compatible with VSC7211/7212/7214
• 256-Pin, 27mm BGA package
VSC7216-01 Block Diagram
TRANSMITTER
RECEIVER
LBEND(1:0)
8
RD(7:0)
PTXEND
8
RXP/RD
LBTXD
8B/10B
Decode
Elastic
Buffer
10
10
10
10
IDLED
KCHD
ERRD
8
8
8
8
8
8
8
8
3
TD(7:0)
C/DD
WSEND
Clk/Data
Recovery
PTXD+ PRXD+
PTXD- PRXD-
RTXD+ RRXD+
RTXD- RRXD-
8B/10B
Encode
D Q
D Q
D Q
D Q
10
10
10
10
RCLKD
RCLKDN
PSDETD
RSDETD
RTXEND
PTXENC
LBENC(1:0)
RXP/RC
8
8
8
RC7:0)
8
3
LBTXC
8B/10B
Decode
Elastic
Buffer
IDLEC
KCHC
ERRC
TC(7:0)
C/DC
WSENC
Clk/Data
Recovery
PTXC+ PRXC+
8B/10B
Encode
PTXC- PRXC-
RTXC+ RRXC+
RCLKC
RCLKCN
RTXC- RRXC-
PSDETC
RSDETC
RTXENC
PTXENB
LBENB(1:0)
RXP/RB
RB(7:0)
8
3
LBTXB
8B/10B
Decode
Elastic
Buffer
IDLEB
KCHB
ERRB
TB(7:0)
C/DB
WSENB
Clk/Data
Recovery
PTXB+ PRXB+
PTXB- PRXB-
RTXB+ RRXB+
RTXB- RRXB-
8B/10B
Encode
RCLKB
RCLKBN
PSDETB
RSDETB
RTXENB
PTXENA
LBENA(1:0)
RXP/RA
RA(7:0)
8
3
LBTXA
8B/10B
Decode
Elastic
Buffer
IDLEA
KCHA
ERRD
TA(7:0)
C/DA
WSENA
Clk/Data
Recovery
PTXA+ PRXA+
8B/10B
Encode
PTXA- PRXA-
RTXA+ RRXA+
RCLKA
RCLKAN
RTXA- RRXA-
PSDETA
RSDETA
KCHAR
RTXENA
WSI
WSO
Channel
Align
4
FLOCK
TBCA
TBCB
TBCC
TBCD
Tx Clock
REFCLK
x20/x10
DUAL
Clock Gen
TBERRA
TRSTN
TMS
TDI
JTAG
RESETN
ENDEC
BIST
TBERRB
TBERRC
TBERRD
TMODE(2:0)
RMODE(1:0)
REFCLKP
REFCLKN
Boundary
Scan
TDO
CAP0 CAP1
TCK
© VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012
Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com
Internet: www.vitesse.com
G52352-0, Rev 3.2
05/05/01
Page 1