R
V6118
Column Drivers
Outputs
FR Polarity
Column Data
Measured*
Guaranteed
COL
S1 to S40
S1 to S40
logic 1
logic 0
logic 0
logic 0
logic 1
logic 1
⏐
⏐
Sx* - VSS ⏐
VLCD - Sx* ⏐
¦ VLCD - Sx* ¦ = ¦ Sx* - VSS¦ ± 25 mV
S1 to S40
S1 to S40
logic 1
logic 0
logic 0
logic 0
logic 0
logic 0
⏐
⏐
V
LCD - Sx* ⏐
Sx* - VSS
⏐
¦ VLCD - Sx* ¦ = ¦ Sx* - VSS¦ ± 25 mV
Table 4a
*Sx = the output number (ie. S1 to S40)
Row Drivers
Outputs
FR Polarity
Column Data
Measured*
LCD - Sx ⏐
Guaranteed
COL
logic 1
logic 1
S1 to Sn*
S1 to Sn*
logic 1
logic 0
logic 1
logic 1
⏐
⏐
V
Sx - VSS
⏐
¦ VLCD - Sx ¦ = ¦ Sx - VSS¦ ± 25 mV
S1 to Sn*
S1 to Sn*
logic 1
logic 0
logic 1
logic 1
logic 0
logic 0
⏐
⏐
Sx - VSS
⏐
VLCD - Sx ⏐
¦ VLCD - Sx ¦ = ¦ Sx - VSS¦ ± 25 mV
Table 4b
*n = the V6118 version no. (ie. 2, 4 or 8)
Timing Characteristics
VDD = 5V ± 10%, VLCD = 2 to 8V and TA = -40 to +85°C
Parameter
Symbol
Test Conditions
Min.
Typ.
Max.
Units
ns
Clock high pulse width
Clock low pulse width
Clock and FR rise time
Clock and FR fall time
Data input setup time
Data input hold time
tCH
120
120
tCL
ns
tCR
200
200
ns
tCF
ns
tDS
tDH
20 (note 1)
30 (note 1)
ns
ns
Data output propagation
STR pulse width
tPD
CLOAD = 50pF
100
ns
tSTR
100
10
ns
CLK falling to STR rising
STR falling to CLK falling
FR frequency (vers. 2/4/8)
tP
tD
ns
200
ns
FFR (note 2)
128/256/512
Hz
Table 5a
Note 1: tDS + tDH minimum must be ≥ 100 ns. If tDS = 20 ns then tDH ≥ 80ns.
Note 2: V6118 n, FR = n times the desired LCD refresh rate where n is the V6118 version number.
VDD = 2 to 6V, VLCD = 2 to 8V and TA = -40 to +85°C
Parameter
Symbol
Test Conditions
Min.
500
500
Typ.
Max.
Units
ns
Clock high pulse width
Clock low pulse width
Clock and FR rise time
Clock and RF fall time
Data input setup time
Data input hold time
tCH
tCL
ns
tCR
200
200
ns
tCF
tDS
ns
ns
100 (note 1)
150 (note 1)
tDH
ns
Data output propagation
STR pulse width
tPD
CLOAD = 50pF
400
ns
tSTR
500
10
1
ns
CLK falling to STR rising
STR falling to CLK falling
FR frequency (Vers. 2/4/8)
tP
tD
ns
µs
FFR (note 2)
128/256/512
Hz
Table 5b
Note 1: tDS + tDH minimum must be ≥ 500 ns. If tDS = 100 ns then tDH ≥ 400ns.
Note 2: V6118 n, FR = n times the desired LCD refresh rate where n is the V6118 version number.
3
www.emmicroelectronic.com
Copyright © 2004, EM Microelectronic-Marin SA