5秒后页面跳转
THC63LVD104S PDF预览

THC63LVD104S

更新时间: 2024-01-01 03:14:07
品牌 Logo 应用领域
THINE /
页数 文件大小 规格书
12页 143K
描述
112MHz 30Bits Color LVDS Receiver

THC63LVD104S 技术参数

生命周期:Contact Manufacturer包装说明:,
Reach Compliance Code:unknown风险等级:5.55
Base Number Matches:1

THC63LVD104S 数据手册

 浏览型号THC63LVD104S的Datasheet PDF文件第2页浏览型号THC63LVD104S的Datasheet PDF文件第3页浏览型号THC63LVD104S的Datasheet PDF文件第4页浏览型号THC63LVD104S的Datasheet PDF文件第5页浏览型号THC63LVD104S的Datasheet PDF文件第6页浏览型号THC63LVD104S的Datasheet PDF文件第7页 
THC63LVD104S Rev.1.0  
THC63LVD104S  
112MHz 30Bits Color LVDS Receiver  
General Description  
Features  
The THC63LVD104S receiver is designed to support  
pixel data transmission between Host and Flat Panel  
Display from NTSC up to SXGA resolutions. The  
THC63LVD104S converts the LVDS data streams back  
into 35bits of CMOS/TTL data with rising edge or fall-  
ing edge clock for convenient with a variety of LCD  
panel controllers.At a transmit clock frequency of  
112MHz, 30bits of RGB data and 5bits of timing and  
control data (HSYNC,VSYNC,DE,CNTL1,CNTL2)  
are transmitted at an effective rate of 784Mbps per  
LVDS channel.Using a 112MHz clock, the data  
throughput is 490Mbytes per second.  
Wide dot clock range: 8-112MHz suited for NTSC,  
VGA, SVGA, XGA, and SXGA  
PLL requires no external components  
50% output clock duty cycle  
TTL clock edge and position programmable(3 step)  
Power down mode  
Low power single 2.5V CMOS design  
TQFP 64pin  
Pin compatible with THC63LVD104A  
Fail-safe for Open CLK Input  
Block Diagram  
LVDS INPUT  
CMOS/TTL OUTPUT  
7
RA+/-  
RA6-RA0  
7
RB6-RB0  
RB+/-  
RC+/-  
7
RC6-RC0  
7
RD+/-  
RE+/-  
RD6-RD0  
7
RE6-RE0  
PLL  
RCLK+/-  
CLKOUT  
(8 to112MHz)  
CMOS/TTL INPUT  
R/F  
DK  
PD  
OE  
Copyright 2004 THine Electronics, Inc. All rights reserved  
1
THine Electronics, Inc.  

与THC63LVD104S相关器件

型号 品牌 描述 获取价格 数据表
THC63LVD823 THINE Single(135MHz)/Dual(170MHz) Link LVDS Transmitter for SXGA/SXGA+/UXGA

获取价格

THC63LVD823B THINE 160MHz 51Bits LVDS Transmitter

获取价格

THC63LVD824 THINE Single(135MHz)/Dual(170MHz) Link LVDS Receiver for XGA/SXGA/SXGA+/UXGA

获取价格

THC63LVD824A THINE Single(112MHz)/Dual(170MHz) Link LVDS Receiver for XGA/SXGA/SXGA/UXGA

获取价格

THC63LVD824A_14 THINE Single(112MHz)/Dual(170MHz) Link LVDS Receiver for XGA/SXGA/SXGA/UXGA

获取价格

THC63LVDF64B THINE LVDS 24Bit/18Bit COLOR HOST-LCD PANEL INTERFACE RECEIVER

获取价格