5秒后页面跳转
THC63LVDM63R PDF预览

THC63LVDM63R

更新时间: 2022-04-23 23:00:11
品牌 Logo 应用领域
THINE /
页数 文件大小 规格书
12页 194K
描述
REDUCED SWING LVDS 24Bit/18Bit COLOR HOST-LCD PANEL INTERFACE

THC63LVDM63R 数据手册

 浏览型号THC63LVDM63R的Datasheet PDF文件第2页浏览型号THC63LVDM63R的Datasheet PDF文件第3页浏览型号THC63LVDM63R的Datasheet PDF文件第4页浏览型号THC63LVDM63R的Datasheet PDF文件第5页浏览型号THC63LVDM63R的Datasheet PDF文件第6页浏览型号THC63LVDM63R的Datasheet PDF文件第7页 
THC63LVDM83R/THC63LVDM63R_Rev2.0  
THC63LVDM83R/THC63LVDM63R  
REDUCED SWING LVDS 24Bit/18Bit COLOR HOST-LCD PANEL INTERFACE  
General Description  
Features  
The THC63LVDM83R transmitter converts 28bits of  
CMOS/TTL data into LVDS (Low Voltage Differential  
Signaling) data stream. A phase-locked transmit clock  
is transmitted in parallel with the data streams over a  
fifth LVDS link. At a transmit clock frequency of  
85MHz, 28bits of RGB data and 4bits of LCD timing  
and control data (HSYNC, VSYNC, CNTL1, CNTL2)  
are transmitted at a rate of 595Mbps per LVDS channel.  
Also available is THC63LVDM63R that converts 21bits  
of CMOS/TTL data into LVDS(Low Voltage Differen-  
tial Signaling) data stream. Both transmitters can be  
programmed reduced swing LVDS through a dedicated  
pin for low power consumption and EMI.  
28:4 Data channel compression at up to  
298 Megabytes per sec throughput  
Wide dot clock range: 20-85MHz suited for VGA,  
SVGA, XGA and SXGA  
Narrow bus (10 lines or 8 lines) reduces cable size  
Support Reduced swing LVDS for Low EMI  
200mV swing LVDS/350mV swing LVDS  
selectable  
Support Spread Spectrum Clock Generator  
On chip Input Jitter Filtering  
PLL requires No external components  
Single 3.3V supply with 125mW(TYP)  
Power-Down Mode  
Low profile 56 or 48 Lead TSSOP Package  
Clock Edge Programmable  
Improved Replacement for the National DS90C383  
or DS90C363  
Block Diagram  
THC63LVDM83R  
THC63LVDM63R  
DATA  
CMOS/TTL  
INPUTS  
DATA  
CMOS/TTL  
INPUTS  
(LVDS)  
(LVDS)  
7
7
7
TA0-6  
TA +/-  
TA0-6  
TB0-6  
TC0-6  
TD0-6  
TA +/-  
TB +/-  
TC +/-  
TD +/-  
7
7
TB0-6  
TC0-6  
TB +/-  
TC +/-  
7
7
(140-595Mbit/On Each  
LVDS Channel)  
(140-595Mbit/On Each  
LVDS Channel)  
TRANSMITTER  
CLOCK IN  
TRANSMITTER  
CLOCK IN  
(20 to 85MHz)  
R/F  
TCLK +/-  
PLL  
PLL  
TCLK +/-  
(20 to 85MHz)  
CLOCK  
(LVDS)  
CLOCK  
(LVDS)  
R/F  
20-85MHz  
20-85MHz  
/PDWN  
RS  
/PDWN  
RS  
Copyright 2001-2003 THine Electronics, Inc. All rights reserved  
1
THine Electronics, Inc.  

与THC63LVDM63R相关器件

型号 品牌 描述 获取价格 数据表
THC63LVDM83D THINE REDUCED SWING LVDS 24Bit COLOR HOST-LCD PANEL INTERFACE

获取价格

THC63LVDM83E THINE SMALL PACKAGE / 24Bit COLOR LVDS TRANSMITTER

获取价格

THC63LVDM83R THINE REDUCED SWING LVDS 24Bit/18Bit COLOR HOST-LCD PANEL INTERFACE

获取价格

THC63LVDM87 THINE LOW POWER / SMALL PACKAGE / 24Bit COLOR LVDS TRANSMITTER

获取价格

THC63LVDR84B THINE LVDS 24Bit COLOR HOST-LCD PANEL INTERFACE RECEIVER (Rising Edge Clock)

获取价格

THC63LVDR84C THINE 24bit Color LVDS Receiver

获取价格