Datasheet > TDA9850

TDA9850

更新时间： 2024-02-29 07:24:19

品牌	Logo	应用领域
飞利浦 - PHILIPS		光电二极管
页数	文件大小	规格书
32页	238K
描述
Consumer Circuit, Bipolar, PDIP32,

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

TDA9850 技术参数

生命周期：	Obsolete	包装说明：	SOP,
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.69	Is Samacsys：	N
商用集成电路类型：	CONSUMER CIRCUIT	JESD-30 代码：	R-PDSO-G32
长度：	20.5 mm	功能数量：	1
端子数量：	32	最高工作温度：	70 °C
最低工作温度：	-20 °C	封装主体材料：	PLASTIC/EPOXY
封装代码：	SOP	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE	认证状态：	Not Qualified
座面最大高度：	2.65 mm	最大压摆率：	75 mA
最大供电电压 (Vsup)：	9.5 V	最小供电电压 (Vsup)：	8.5 V
表面贴装：	YES	技术：	BIPOLAR
温度等级：	COMMERCIAL	端子形式：	GULL WING
端子节距：	1.27 mm	端子位置：	DUAL
宽度：	7.5 mm	Base Number Matches：	1

TDA9850 数据手册

Philips Semiconductors

Preliminary speciﬁcation

I²C-bus controlled BTSC stereo/SAP decoder

TDA9850

FEATURES

• Quasi alignment-free application due to automatic

adjustment of channel separation via I²C-bus

• Dbx noise reduction circuit

• Dbx decoded stereo, Second Audio Program (SAP) or

mono selectable at the AF outputs

GENERAL DESCRIPTION

• Additional SAP output without dbx, including

de-emphasis

The TDA9850 is a bipolar-integrated BTSC stereo/SAP

decoder (I²C-bus controlled) for application in TV sets,

VCRs and multimedia.

• High integration level with automatically tuned

integrated filters

• Input level adjustment I²C-bus controlled

• Alignment-free SAP processing

• Stereo pilot PLL circuit with ceramic resonator,

automatic adjustment procedure for stereo channel

separation, two pilot thresholds selectable via I²C-bus

• Automatic pilot cancellation

• Composite input noise detector with I²C-bus selectable

thresholds for stereo and SAP off

• I²C-bus transceiver.

QUICK REFERENCE DATA

SYMBOL

V_CC

PARAMETER

supply voltage

supply current

CONDITIONS

MIN.

8.5

TYP. MAX. UNIT

9.5

−

I_CC

−

V_comp(rms)input signal voltage (RMS value) 100% modulation L + R; f_i= 300 Hz −

V_oR(rms)output signal voltage (RMS value) 100% modulation L + R; f_i= 300 Hz −

V_oL(rms)

250

500

;

−

G_LA

input level adjustment control

stereo channel separation

total harmonic distortion L + R

signal-to-noise ratio

−3.5

−

+4.0

−

α_cs

f_L= 300 Hz; f_R= 3 kHz

f_i= 1 kHz

0.2

THD_L,R

S/N

−

500 mV (RMS) mono output signal

CCIR noise weighting filter

(peak value)

−

DIN noise weighting filter

(RMS value)

dBA

ORDERING INFORMATION

TYPE NUMBER

PACKAGE

NAME

DESCRIPTION

VERSION

SOT232-1

SOT287-1

TDA9850

SDIP32

SO32

plastic shrink dual in-line package; 32 leads (400 mil)

plastic small outline package; 32 leads; body width 7.5 mm

TDA9850T

1995 Jun 19

123 4 5 6 7...32

下载PDF

与TDA9850相关器件

型号	品牌	描述	获取价格	数据表
TDA9850P	NXP	IC SPECIALTY CONSUMER CIRCUIT, PDIP32, Consumer IC:Other	获取价格
TDA9850PN	NXP	IC SPECIALTY CONSUMER CIRCUIT, PDIP32, Consumer IC:Other	获取价格
TDA9850T	NXP	I2C-bus controlled BTSC stereo/SAP decoder	获取价格
TDA9850TD-T	ETC	BTSC/SAP Audio Decoder	获取价格
TDA9850T-T	NXP	IC SPECIALTY CONSUMER CIRCUIT, PDSO32, Consumer IC:Other	获取价格
TDA9851	NXP	I2C-bus controlled economic BTSC stereo decoder	获取价格