5秒后页面跳转
SY10E167JCTR PDF预览

SY10E167JCTR

更新时间: 2024-01-10 10:10:12
品牌 Logo 应用领域
麦瑞 - MICREL 触发器逻辑集成电路
页数 文件大小 规格书
3页 158K
描述
6-BIT 2:1 MUX-REGISTER

SY10E167JCTR 数据手册

 浏览型号SY10E167JCTR的Datasheet PDF文件第2页浏览型号SY10E167JCTR的Datasheet PDF文件第3页 
SY10E167  
SY100E167  
6-BIT 2:1 MUX-REGISTER  
SYNERGY  
SEMICONDUCTOR  
FEATURES  
DESCRIPTION  
1000MHz min. operating frequency  
Extended 100E VEE range of –4.2V to –5.5V  
800ps max. clock to output  
Single-ended outputs  
The SY10/100E167 offer six 2:1 multiplexers followed  
by D flip-flops with single-ended outputs, designed for use  
in new, high-performance ECL systems. The Select (SEL)  
control allows one of the two data inputs to the multiplexer  
to pass through. The two external clock signals (CLK1,  
CLK2) are gated through a logical OR operation before use  
as control for the six flip-flops. The selected data are  
transferred to the flip-flops on the rising edge of CLK1 or  
CLK2 (or both).  
Asynchronous Master Reset  
Dual clocks  
Fully compatible with industry standard 10KH,  
100K ECL levels  
The multiplexer operation is controlled by the Select  
(SEL) signal which selects one of the two bits of input data  
at each mux to be passed through.  
Internal 75Kinput pulldown resistors  
ESD protection of 2000V  
When a logic HIGH is applied to the Master Reset (MR)  
signal, it operates asychronously to take all outputs Q to a  
logic LOW.  
Fully compatible with Motorola MC10E/100E167  
Available in 28-pin PLCC package  
BLOCK DIAGRAM  
PIN CONFIGURATION  
D0a  
Q0  
Q1  
Q2  
Q3  
Q4  
Q5  
Q
Q
Q
Q
Q
Q
D
D
MUX  
SEL  
D0b  
D1a  
R
R
R
R
R
R
25 24 23 22 21 20 19  
D
5b  
Q
Q
5
4
26  
27  
28  
1
18  
17  
16  
15  
14  
13  
12  
MUX  
SEL  
CLK  
1
CLK  
2
VCC  
D1b  
D2a  
TOP VIEW  
PLCC  
VEE  
Q
Q
3
2
J28-1  
MR  
2
D
D
D
D
MUX  
SEL  
SEL  
VCCO  
3
D
0a  
Q1  
4
D2b  
D3a  
5
6
7
8
9
10 11  
MUX  
SEL  
D3b  
D4a  
MUX  
SEL  
PIN NAMES  
D4b  
D5a  
Pin  
D0a–D5a  
D0b–D5b  
SEL  
Function  
Input Data a  
Input Data b  
Select Input  
Clock Inputs  
Master Reset  
Data Outputs  
VCC to Output  
MUX  
SEL  
D5b  
SEL  
CLK1, CLK2  
MR  
CLK1  
CLK2  
Q0–Q5  
VCCO  
MR  
Rev.: C  
Amendment: /1  
© 1999 Micrel-Synergy  
Issue Date: February, 1998  
5-127  

与SY10E167JCTR相关器件

型号 品牌 获取价格 描述 数据表
SY10E171 MICREL

获取价格

3-BIT 4:1 MULTIPLEXER
SY10E171_06 MICREL

获取价格

3-BIT 4:1 MULTIPLEXER
SY10E171JC MICREL

获取价格

3-BIT 4:1 MULTIPLEXER
SY10E171JCTR MICREL

获取价格

3-BIT 4:1 MULTIPLEXER
SY10E171JCTR MICROCHIP

获取价格

Multiplexer, 10E Series, 3-Func, 4 Line Input, 1 Line Output, Complementary Output, ECL, P
SY10E171JZ MICREL

获取价格

3-BIT 4:1 MULTIPLEXER
SY10E171JZTR MICREL

获取价格

3-BIT 4:1 MULTIPLEXER
SY10E171JZTR MICROCHIP

获取价格

10E SERIES, TRIPLE 4 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, PQCC28, LEAD FREE,
SY10E171JZ-TR MICROCHIP

获取价格

10E SERIES, TRIPLE 4 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, PQCC28
SY10E175 MICREL

获取价格

9-BIT LATCH WITH PARITY