5秒后页面跳转
SY10E154JZTR PDF预览

SY10E154JZTR

更新时间: 2024-11-26 03:01:51
品牌 Logo 应用领域
麦瑞 - MICREL 触发器锁存器逻辑集成电路
页数 文件大小 规格书
4页 63K
描述
5-BIT 2:1 MUX-LATCH

SY10E154JZTR 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Transferred零件包装代码:QLCC
包装说明:QCCJ,针数:28
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.35Is Samacsys:N
其他特性:FIVE 2:1 MUX FOLLOWED BY LATCH系列:10E
JESD-30 代码:S-PQCC-J28JESD-609代码:e3
长度:11.48 mm逻辑集成电路类型:D LATCH
湿度敏感等级:2位数:5
功能数量:1端子数量:28
最高工作温度:85 °C最低工作温度:
输出特性:OPEN-EMITTER输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装形状:SQUARE封装形式:CHIP CARRIER
峰值回流温度(摄氏度):245传播延迟(tpd):0.75 ns
认证状态:Not Qualified座面最大高度:4.57 mm
表面贴装:YES技术:ECL
温度等级:COMMERCIAL EXTENDED端子面层:Matte Tin (Sn)
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD处于峰值回流温度下的最长时间:40
触发器类型:LOW LEVEL宽度:11.48 mm
Base Number Matches:1

SY10E154JZTR 数据手册

 浏览型号SY10E154JZTR的Datasheet PDF文件第2页浏览型号SY10E154JZTR的Datasheet PDF文件第3页浏览型号SY10E154JZTR的Datasheet PDF文件第4页 
5-BIT 2:1  
MUX-LATCH  
SY10E154  
SY100E154  
FEATURES  
DESCRIPTION  
750ps max. LEN to output  
Extended 100E VEE range of –4.2V to –5.5V  
700ps max. D to output  
The SY10/100E154 offer five 2:1 multiplexers followed  
by latches with differential outputs, designed for use in  
new, high-performance ECL systems. The two external  
Latch-Enable signals (LEN1, LEN2) are gated through a  
logical OR operation before use as control for the five  
latches. When both LEN1 and LEN2 are at a logic LOW, the  
latches are transparent, thus presenting the data from the  
multiplexers at the output pins. If either LEN1 or LEN2 (or  
both) are at a logic HIGH, the outputs are latched.  
ThemultiplexeroperationiscontrolledbytheSEL(Select)  
signal which selects one of the two bits of input data at each  
mux to be passed through.  
Differential outputs  
Asynchronous Master Reset  
Dual latch-enables  
Fully compatible with industry standard 10KH,  
100K ECL levels  
Internal 75Kinput pulldown resistors  
Fully compatible with Motorola MC10E/100E154  
Available in 28-pin PLCC package  
The MR (Master Reset) signal operates asynchronously  
to make all Q outputs go to a logic LOW.  
BLOCK DIAGRAM  
PIN NAMES  
Pin  
D0a–D4a  
D0b–D4b  
SEL  
Function  
Input Data a  
D0a  
D0b  
D1a  
D1b  
D2a  
D2b  
D3a  
D3b  
D4a  
D4b  
Q0  
Q0  
Q
Q
D
MUX  
SEL  
E
N
Input Data b  
R
R
R
R
R
Data Select Input  
Latch Enables  
Master Reset  
True Outputs  
Inverted Outputs  
VCC to Output  
LEN1, LEN2  
MR  
Q1  
Q1  
D
Q
Q
MUX  
SEL  
E
N
Q0–Q4  
Q0–Q4  
VCCO  
Q2  
Q2  
D
Q
Q
MUX  
SEL  
E
N
Q3  
Q3  
D
Q
Q
MUX  
SEL  
E
N
Q4  
Q4  
D
Q
Q
MUX  
SEL  
E
N
SEL  
LEN1  
LEN2  
MR  
Rev.: E  
Amendment: /0  
M9999-032006  
hbwhelp@micrel.com or (408) 955-1690  
1
Issue Date: March 2006  

与SY10E154JZTR相关器件

型号 品牌 获取价格 描述 数据表
SY10E154JZ-TR MICROCHIP

获取价格

10E SERIES, LOW LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, PQCC28
SY10E155 MICREL

获取价格

6-BIT 2:1 MUX-LATCH
SY10E155_06 MICREL

获取价格

6-BIT 2:1 MUX-LATCH
SY10E155JC MICREL

获取价格

6-BIT 2:1 MUX-LATCH
SY10E155JCTR MICREL

获取价格

6-BIT 2:1 MUX-LATCH
SY10E156 MICREL

获取价格

3-BIT 4:1 MUX-LATCH
SY10E156JC MICREL

获取价格

3-BIT 4:1 MUX-LATCH
SY10E156JCTR MICREL

获取价格

3-BIT 4:1 MUX-LATCH
SY10E157 MICREL

获取价格

QUAD 2:1 MULTIPLEXER
SY10E157_06 MICREL

获取价格

QUAD 2:1 MULTIPLEXER