5秒后页面跳转
SY100EP451L PDF预览

SY100EP451L

更新时间: 2024-09-30 05:04:27
品牌 Logo 应用领域
麦瑞 - MICREL /
页数 文件大小 规格书
10页 399K
描述
3.3V ECL 6-Bit Differential Register with Master Reset

SY100EP451L 数据手册

 浏览型号SY100EP451L的Datasheet PDF文件第2页浏览型号SY100EP451L的Datasheet PDF文件第3页浏览型号SY100EP451L的Datasheet PDF文件第4页浏览型号SY100EP451L的Datasheet PDF文件第5页浏览型号SY100EP451L的Datasheet PDF文件第6页浏览型号SY100EP451L的Datasheet PDF文件第7页 
SY10/100EP451L  
3.3V ECL 6-Bit Differential Register  
with Master Reset  
General Description  
Features  
The SY10/100EP451L is a 6-bit fully differential register  
with common clock and single-ended Master Reset (MR).  
It is ideal for very high frequency applications where a  
registered data path is necessary.  
450ps typical propagation delay  
Maximum frequency > 3.0GHz typical  
Asynchronous Master Reset  
20ps skew within device, 35ps skew device-to-device  
PECL mode operating range:  
– VCC = 3.0V to 3.6V with VEE = 0V  
NECL mode operating range:  
– VCC = 0V with VEE = –3.0V to –3.6V  
Open input default state  
All inputs have an internal 75kpull-down resistor.  
Differential inputs have an override clamp. Unused  
differential register inputs can be left open and will default  
LOW. When the differential inputs are forced to < VEE  
+1.2V, the clamp will override and force the output to a  
default state.  
The positive transition of CLK (pin 4) will latch the  
registers. Master Reset (MR) HIGH will asynchronously  
reset all registers forcing Q outputs to go LOW.  
Safety clamp on inputs  
Available in 32-pin TQFP  
Applications  
High Speed Logic  
Datasheets and support documentation can be found on  
Micrel’s web site at: www.micrel.com.  
Wireless Communication Systems  
Data Communication Systems  
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com  
M9999-030507-A  
March 2007  
hbwhelp@micrel.com or (408) 955-1690  

与SY100EP451L相关器件

型号 品牌 获取价格 描述 数据表
SY100EP451LTG MICREL

获取价格

3.3V ECL 6-Bit Differential Register with Master Reset
SY100EP451LTGTR MICREL

获取价格

3.3V ECL 6-Bit Differential Register with Master Reset
SY100EP56 MICROCHIP

获取价格

The SY100EP56V is a high-speed, low-skew, fully differential Dual PECL/ECL 2:1 multiplexer
SY100EP56V MICREL

获取价格

3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER
SY100EP56VK4C MICROCHIP

获取价格

100E SERIES, DUAL 2 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, PDSO20
SY100EP56VK4CTR MICREL

获取价格

暂无描述
SY100EP56VK4C-TR MICROCHIP

获取价格

100E SERIES, DUAL 2 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, PDSO20
SY100EP56VK4G MICREL

获取价格

3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER
SY100EP56VK4GTR MICREL

获取价格

3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER
SY100EP56VK4I MICREL

获取价格

3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER