5秒后页面跳转
捷配首页

Datasheet > 微控制器和处理器 > 其他 uPs/uCs/外围集成电路> SN74LVT8980FK
SN74LVT8980FK PDF预览

SN74LVT8980FK

更新时间： 2024-02-25 14:47:38
品牌 Logo 应用领域
德州仪器 - TI 总线控制器测试
页数 文件大小 规格书
34页 495K
描述
EMBEDDED TEST-BUS CONTROLLERS IEEE STD 1149.1 JTAG TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES

阅读下载

获取价格

SN74LVT8980FK 技术参数

是否无铅：不含铅是否Rohs认证：符合
生命周期：Obsolete零件包装代码：SOIC
包装说明：PLASTIC, SOIC-24针数：24
Reach Compliance Code：unknownHTS代码：8542.31.00.01
风险等级：5.83Is Samacsys：N
JESD-30 代码：R-PDSO-G24JESD-609代码：e4
长度：15.4 mm湿度敏感等级：1
端子数量：24最高工作温度：85 °C
最低工作温度：-40 °C封装主体材料：PLASTIC/EPOXY
封装代码：SOP封装等效代码：SOP24,.4
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
峰值回流温度（摄氏度）：260电源：3.3 V
认证状态：Not Qualified座面最大高度：2.65 mm
子类别：Other Microprocessor ICs最大压摆率：7 mA
最大供电电压：3.6 V最小供电电压：2.7 V
标称供电电压：3 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：1.27 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：7.5 mm
uPs/uCs/外围集成电路类型：MICROPROCESSOR CIRCUITBase Number Matches：1

SN74LVT8980FK 数据手册

 浏览型号SN74LVT8980FK的Datasheet PDF文件第2页浏览型号SN74LVT8980FK的Datasheet PDF文件第3页浏览型号SN74LVT8980FK的Datasheet PDF文件第4页浏览型号SN74LVT8980FK的Datasheet PDF文件第5页浏览型号SN74LVT8980FK的Datasheet PDF文件第6页浏览型号SN74LVT8980FK的Datasheet PDF文件第7页 
SN54LVT8980, SN74LVT8980  
EMBEDDED TEST-BUS CONTROLLERS  
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES  
SCBS676C – DECEMBER 1996 – REVISED AUGUST 1997  
SN54LVT8980 . . . JT PACKAGE  
SN74LVT8980 . . . DW PACKAGE  
Members of Texas Instruments (TI) Broad  
Family of Testability Products Supporting  
IEEE Std 1149.1-1990 (JTAG) Test Access  
(TOP VIEW)  
Port (TAP) and Boundary-Scan Architecture  
STRB  
R/W  
D0  
D1  
D2  
D3  
GND  
D4  
A0  
A1  
A2  
RDY  
TDO  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
Provide Built-In Access to IEEE Std 1149.1  
Scan-Accessible Test/Maintenance  
Facilities at Board and System Levels  
2
3
4
While Powered at 3.3 V, the TAP Interface is  
Fully 5-V Tolerant for Mastering Both 5-V  
and/or 3.3-V IEEE Std 1149.1 Targets  
5
V
6
CC  
TCK  
TMS  
TRST  
TDI  
RST  
TOE  
7
8
Simple Interface to Low-Cost 3.3-V  
Microprocessors/Microcontrollers Via 8-Bit  
Asynchronous Read/Write Data Bus  
D5  
D6  
D7  
9
10  
11  
12  
Easy Programming Via Scan-Level  
Command Set and Smart TAP Control  
CLKIN  
Transparently Generate Protocols to  
Support Multidrop TAP Configurations  
Using TI’s Addressable Scan Port  
SN54LVT8980 . . . FK PACKAGE  
(TOP VIEW)  
Flexible TCK Generator Provides  
Programmable Division, Gated-TCK, and  
Free-Running-TCK Modes  
4
3
2
1 28 27 26  
25  
Discrete TAP Control Mode Supports  
Arbitrary TMS/TDI Sequences for  
Non-Compliant Targets  
D1  
D2  
RDY  
TDO  
5
6
24  
23  
22  
21  
20  
19  
D3  
V
7
CC  
Programmable 32-Bit Test Cycle Counter  
Allows Virtually Unlimited Scan/Test Length  
NC  
GND  
D4  
NC  
8
TCK  
TMS  
TRST  
9
10  
11  
Accommodate Target Retiming (Pipeline)  
Delays of Up to 15 TCK Cycles  
D5  
12 13 14 15 16 17 18  
Test Output Enable (TOE) Allows for  
External Control of TAP Signals  
High-Drive Outputs (–32-mA I , 64-mA I  
)
OH  
OL  
at TAP Support Backplane Interface and/or  
High Fanout  
NC – No internal connection  
Package Options Include Plastic  
Small-Outline (DW) Package, Ceramic Chip  
Carriers (FK), and Ceramic 300-mil DIPs (JT)  
description  
The’LVT8980embeddedtest-buscontrollers(eTBC)aremembersoftheTIbroadfamilyoftestabilityintegrated  
circuits. This family of devices supports IEEE Std 1149.1-1990 boundary scan to facilitate testing of complex  
circuit assemblies. Unlike most other devices of this family, the eTBC is not a boundary-scannable device;  
rather, its function is to master an IEEE Std 1149.1 (JTAG) test access port (TAP) under the command of an  
embedded host microprocessor/microcontroller. Thus, the eTBC enables the practical and effective use of the  
IEEE Std 1149.1 test-access infrastructure to support embedded/built-in test, emulation, and  
configuration/maintenance facilities at board and system levels.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 1997, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...34

下载PDF

与SN74LVT8980FK相关器件

型号 品牌 描述 获取价格 数据表
SN74LVT8980JT TI 暂无描述

获取价格
SN74LVT8986 TI 3.3-V LINKING ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRAN

获取价格
SN74LVT8986_07 TI 3.3-V LINKING ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRAN

获取价格
SN74LVT8986GGV TI 3.3-V LINKING ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRAN

获取价格
SN74LVT8986PM TI 3.3-V LINKING ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRAN

获取价格
SN74LVT8986ZGV TI 3.3-V LINKING ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRAN

获取价格

与SN74LVT8980FK相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证