5秒后页面跳转
SN74LVT8980ADWR PDF预览

SN74LVT8980ADWR

更新时间: 2024-02-15 10:56:09
品牌 Logo 应用领域
德州仪器 - TI 总线控制器微控制器和处理器外围集成电路uCs集成电路uPs集成电路测试光电二极管
页数 文件大小 规格书
35页 575K
描述
EMBEDDED TEST-BUS CONTROLLERS IEEE STD 1149.1 (JTAG) TAP MASTER WITH 8-BIT GENERIC HOST INTERFACES

SN74LVT8980ADWR 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:PLASTIC, SOIC-24针数:24
Reach Compliance Code:unknownHTS代码:8542.31.00.01
风险等级:5.83Is Samacsys:N
JESD-30 代码:R-PDSO-G24JESD-609代码:e4
长度:15.4 mm湿度敏感等级:1
端子数量:24最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP24,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not Qualified座面最大高度:2.65 mm
子类别:Other Microprocessor ICs最大压摆率:7 mA
最大供电电压:3.6 V最小供电电压:2.7 V
标称供电电压:3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.5 mm
uPs/uCs/外围集成电路类型:MICROPROCESSOR CIRCUITBase Number Matches:1

SN74LVT8980ADWR 数据手册

 浏览型号SN74LVT8980ADWR的Datasheet PDF文件第2页浏览型号SN74LVT8980ADWR的Datasheet PDF文件第3页浏览型号SN74LVT8980ADWR的Datasheet PDF文件第4页浏览型号SN74LVT8980ADWR的Datasheet PDF文件第5页浏览型号SN74LVT8980ADWR的Datasheet PDF文件第6页浏览型号SN74LVT8980ADWR的Datasheet PDF文件第7页 
ꢀꢁꢂ ꢃ ꢄꢅꢆ ꢇ ꢈ ꢇ ꢉ ꢊꢋ ꢀꢁꢌ ꢃ ꢄꢅ ꢆꢇꢈ ꢇꢉ ꢊ  
ꢍꢎ ꢏꢍꢐ ꢐꢍꢐ ꢆ ꢍꢀꢆꢑꢏꢒꢀ ꢓꢔ ꢁꢆꢕ ꢔ ꢄꢄ ꢍꢕ ꢀ  
ꢖ ꢍ ꢍꢍ ꢀ ꢆꢐ ꢗꢗ ꢃ ꢈꢘ ꢗ ꢙꢚ ꢆꢊꢛ ꢜ ꢆꢊ ꢝ ꢎ ꢊꢀꢆ ꢍꢕꢀ ꢞ ꢖꢆ ꢟ ꢇ ꢑꢏꢖ ꢆ ꢛ ꢍꢁꢍ ꢕꢖꢓ ꢟꢔ ꢀꢆ ꢖꢁ ꢆꢍ ꢕꢠꢊ ꢓꢍ ꢀ  
SCBS755B − APRIL 2002 − REVISED MARCH 2004  
SN54LVT8980A . . . JT PACKAGE  
SN74LVT8980A . . . DW PACKAGE  
(TOP VIEW)  
D
Members of Texas Instruments Broad  
Family of Testability Products Supporting  
IEEE Std 1149.1-1990 (JTAG) Test Access  
Port (TAP) and Boundary-Scan Architecture  
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
1
STRB  
R/W  
D0  
D1  
D2  
D3  
GND  
D4  
A0  
A1  
A2  
RDY  
TDO  
D
D
D
Provide Built-In Access to IEEE Std 1149.1  
Scan-Accessible Test/Maintenance  
Facilities at Board and System Levels  
2
3
4
5
While Powered at 3.3 V, the TAP Interface Is  
Fully 5-V Tolerant for Mastering Both 5-V  
and/or 3.3-V IEEE Std 1149.1 Targets  
6
V
CC  
7
TCK  
TMS  
TRST  
TDI  
RST  
TOE  
8
Simple Interface to Low-Cost 3.3-V  
Microprocessors/Microcontrollers Via 8-Bit  
Asynchronous Read/Write Data Bus  
9
D5  
D6  
D7  
10  
11  
12  
D
D
Easy Programming Via Scan-Level  
Command Set and Smart TAP Control  
CLKIN  
Transparently Generate Protocols to  
Support Multidrop TAP Configurations  
Using TI’s Addressable Scan Port  
SN54LVT8980A . . . FK PACKAGE  
(TOP VIEW)  
D
D
Flexible TCK Generator Provides  
Programmable Division, Gated-TCK, and  
Free-Running-TCK Modes  
4
3
2
1 28 27 26  
25  
D1  
RDY  
TDO  
Discrete TAP Control Mode Supports  
Arbitrary TMS/TDI Sequences for  
Noncompliant Targets  
5
D2  
D3  
NC  
6
24  
23  
22  
21  
20  
19  
V
7
CC  
NC  
8
D
D
D
D
Programmable 32-Bit Test Cycle Counter  
Allows Virtually Unlimited Scan/Test Length  
GND  
D4  
TCK  
TMS  
TRST  
9
10  
11  
Accommodate Target Retiming (Pipeline)  
Delays of up to 15 TCK Cycles  
D5  
12 13 14 15 16 17 18  
Test Output Enable (TOE) Allows for  
External Control of TAP Signals  
High-Drive Outputs (−32-mA I , 64-mA I  
)
OH  
OL  
NC − No internal connection  
at TAP Support Backplane Interface and/or  
High Fanout  
description  
The ’LVT8980A embedded test-bus controllers (eTBCs) are members of the TI broad family of testability  
integrated circuits. This family of devices supports IEEE Std 1149.1-1990 boundary scan to facilitate testing of  
complex circuit assemblies. Unlike most other devices of this family, the eTBCs are not boundary-scannable  
devices; rather, their function is to master an IEEE Std 1149.1 (JTAG) test access port (TAP) under the command  
of an embedded host microprocessor/microcontroller. Thus, the eTBCs enable the practical and effective use  
of the IEEE Std 1149.1 test-access infrastructure to support embedded/built-in test, emulation, and  
configuration/maintenance facilities at board and system levels.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2004, Texas Instruments Incorporated  
ꢔ ꢫ ꢯ ꢮ ꢦꢥ ꢨꢧ ꢡꢤ ꢧꢦ ꢩꢯ ꢱꢣ ꢬꢫ ꢡ ꢡꢦ ꢎꢖ ꢄꢑ ꢝꢕ ꢠ ꢑꢶꢇꢂ ꢶꢂꢋ ꢬꢱꢱ ꢯꢬ ꢮ ꢬ ꢩꢪ ꢡꢪꢮ ꢤ ꢬ ꢮ ꢪ ꢡꢪ ꢤꢡꢪ ꢥ  
ꢒ ꢁ ꢄꢍꢀꢀ ꢔ ꢆꢟ ꢍꢕꢞ ꢖꢀ ꢍ ꢁ ꢔꢆꢍꢐ ꢡꢢ ꢣꢤ ꢥꢦꢧ ꢨꢩꢪ ꢫꢡ ꢧꢦ ꢫꢡꢬ ꢣꢫꢤ ꢝꢕ ꢔ ꢐ ꢒ ꢓꢆ ꢖꢔ ꢁ  
ꢨ ꢫꢱ ꢪꢤꢤ ꢦ ꢡꢢꢪ ꢮ ꢳꢣ ꢤꢪ ꢫ ꢦꢡꢪ ꢥꢘ ꢔ ꢫ ꢬꢱ ꢱ ꢦ ꢡꢢꢪ ꢮ ꢯꢮ ꢦ ꢥꢨꢧ ꢡꢤ ꢋ ꢯꢮ ꢦ ꢥꢨꢧ ꢡꢣꢦ ꢫ  
ꢯꢬ ꢮ ꢬ ꢩ ꢪ ꢡ ꢪ ꢮ ꢤ ꢘ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74LVT8980ADWR相关器件

型号 品牌 描述 获取价格 数据表
SN74LVT8980ADWRG4 TI EMBEDDED TEST-BUS CONTROLLERS

获取价格

SN74LVT8980A-EP TI EMBEDDED TEST-BUS CONTROLLER IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST IN

获取价格

SN74LVT8980AIDWREP TI EMBEDDED TEST-BUS CONTROLLER IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST IN

获取价格

SN74LVT8980DW TI EMBEDDED TEST-BUS CONTROLLERS IEEE STD 1149.1 JTAG TAP MASTERS WITH 8-BIT GENERIC HOST INT

获取价格

SN74LVT8980DWR TI EMBEDDED TEST-BUS CONTROLLERS IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST I

获取价格

SN74LVT8980FK TI EMBEDDED TEST-BUS CONTROLLERS IEEE STD 1149.1 JTAG TAP MASTERS WITH 8-BIT GENERIC HOST INT

获取价格