5秒后页面跳转
SN74F378N PDF预览

SN74F378N

更新时间: 2024-09-27 13:13:47
品牌 Logo 应用领域
德州仪器 - TI 触发器时钟
页数 文件大小 规格书
7页 201K
描述
6-bit D-type positive-edge-triggered flip-flops with clock enable 16-PDIP 0 to 70

SN74F378N 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:DIP
包装说明:DIP, DIP16,.3针数:16
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
风险等级:5.55其他特性:WITH HOLD MODE
系列:F/FASTJESD-30 代码:R-PDIP-T16
长度:19.305 mm负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:80000000 Hz
最大I(ol):0.02 A位数:6
功能数量:1端子数量:16
最高工作温度:70 °C最低工作温度:
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP16,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
最大电源电流(ICC):45 mA传播延迟(tpd):6.1 ns
认证状态:Not Qualified座面最大高度:5.08 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:TTL
温度等级:COMMERCIAL端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:7.62 mm最小 fmax:110 MHz
Base Number Matches:1

SN74F378N 数据手册

 浏览型号SN74F378N的Datasheet PDF文件第2页浏览型号SN74F378N的Datasheet PDF文件第3页浏览型号SN74F378N的Datasheet PDF文件第4页浏览型号SN74F378N的Datasheet PDF文件第5页浏览型号SN74F378N的Datasheet PDF文件第6页浏览型号SN74F378N的Datasheet PDF文件第7页 
ꢇꢈꢉ ꢊꢋ ꢌꢍꢎ ꢏꢈꢊ ꢄꢐ ꢑꢏ ꢌ ꢄꢐꢒ  
SDFS030B − D2932, MARCH 1987 − REVISED OCTOBER 1993  
D OR N PACKAGE  
(TOP VIEW)  
Contains Six D-Type Flip-Flops  
With Single-Rail Outputs  
Applications Include:  
Buffer/Storage Registers  
Shift Registers  
CLKEN  
1Q  
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
6Q  
6D  
5D  
5Q  
4D  
4Q  
CLK  
1D  
2D  
2Q  
3D  
3Q  
GND  
Pattern Generators  
Buffered Common Enable Input  
Package Options Include Plastic  
Small-Outline Packages and Standard  
Plastic 300-mil DIPs  
description  
The SN74F378 is a positive-edge-triggered D-type flip-flop with a clock enable (CLKEN) input. The SN74F378  
is similar to the SN74F174 but features a common clock enable instead of a common clear.  
Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the  
positive-going edge of the clock pulse if CLKEN is low. Clock triggering occurs at a particular voltage level and  
is not directly related to the positive-going pulse. When the clock (CLK) input is at either the high or low level,  
the D-input signal has no effect at the output.  
The SN74F378 is characterized for operation from 0°C to 70°C.  
FUNCTION TABLE  
(each flip-flop)  
INPUTS  
OUTPUT  
Q
CLKEN CLK  
D
X
H
L
H
L
X
L
Q
0
H
L
L
X
X
Q
0
logic symbol  
1
9
G1  
1C2  
CLKEN  
CLK  
3
2
5
1D  
2D  
3D  
4D  
5D  
6D  
2D  
1Q  
2Q  
3Q  
4Q  
5Q  
6Q  
4
6
7
11  
13  
14  
10  
12  
15  
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
ꢍꢥ  
Copyright 1993, Texas Instruments Incorporated  
ꢡ ꢥ ꢢ ꢡꢚ ꢛꢯ ꢝꢜ ꢠ ꢨꢨ ꢦꢠ ꢞ ꢠ ꢟ ꢥ ꢡ ꢥ ꢞ ꢢ ꢪ  
2−1  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  

SN74F378N 替代型号

型号 品牌 替代类型 描述 数据表
SN74F378D TI

功能相似

暂无描述
SN74F378DR TI

功能相似

6-bit D-type positive-edge-triggered flip-flops with clock enable 16-SOIC 0 to 70

与SN74F378N相关器件

型号 品牌 获取价格 描述 数据表
SN74F378N3 TI

获取价格

SN74F378N3
SN74F379D ROCHESTER

获取价格

D Flip-Flop, F/FAST Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output,
SN74F379D-00 TI

获取价格

F/FAST SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
SN74F379D-00R TI

获取价格

F/FAST SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
SN74F379D3 ROCHESTER

获取价格

D Flip-Flop
SN74F379DR TI

获取价格

F/FAST SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
SN74F379N TI

获取价格

F/FAST SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
SN74F37D TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS
SN74F37DR ROCHESTER

获取价格

NAND Gate, F/FAST Series, 4-Func, 2-Input, TTL, PDSO14, PLASTIC, SO-14
SN74F37N TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS