5秒后页面跳转
SMJ320C30-40 PDF预览

SMJ320C30-40

更新时间: 2024-09-24 22:07:07
品牌 Logo 应用领域
德州仪器 - TI 数字信号处理器
页数 文件大小 规格书
47页 721K
描述
DIGITAL SIGNAL PROCESSOR

SMJ320C30-40 数据手册

 浏览型号SMJ320C30-40的Datasheet PDF文件第2页浏览型号SMJ320C30-40的Datasheet PDF文件第3页浏览型号SMJ320C30-40的Datasheet PDF文件第4页浏览型号SMJ320C30-40的Datasheet PDF文件第5页浏览型号SMJ320C30-40的Datasheet PDF文件第6页浏览型号SMJ320C30-40的Datasheet PDF文件第7页 
ꢀ ꢁꢂ ꢃꢄ ꢅꢆ ꢃꢅ  
ꢇꢈ ꢉꢈ ꢊꢋꢌ ꢀꢈ ꢉ ꢍꢋꢌ ꢎꢏ ꢐ ꢆꢑ ꢀ ꢀꢐ ꢏ  
SGUS014H − FEBRUARY 1991 − REVISED JUNE 2004  
D
−55°C to 125°C Operating Temperature  
D
D
D
Two 32-Bit External Ports  
(24- and 13-Bit Address)  
Range, QML Processing  
D
Processed to MIL-PRF-38535 (QML)  
Two Serial Ports With Support for  
8- / 16- /24- /32-Bit Transfers  
D
Performance  
− SMJ320C30-40 (50-ns Cycle)  
40 MFLOPS  
Packaging  
− 181-Pin Grid Array Ceramic Package  
(GB Suffix)  
20 MIPS  
− SMJ320C30-50 (40-ns Cycle)  
50 MFLOPS  
− 196-Pin Ceramic Quad Flatpack With  
Nonconductive Tie-Bar (HFG Suffix)  
25 MIPS  
D
D
SMD Approval for 40- and 50-MHz Versions  
D
Two 1K-Word × 32-Bit Single-Cycle  
Dual-Access On-Chip RAM Blocks  
Two Address Generators With Eight  
Auxiliary Registers and Two Auxiliary  
Register Arithmetic Units (ARAUs)  
D
D
D
D
D
D
Validated Ada Compiler  
64-Word × 32-Bit Instruction Cache  
32-Bit Instruction and Data Words,  
24-Bit Addresses  
D
D
Zero-Overhead Loops With Single-Cycle  
Branches  
Interlocked Instructions for  
Multiprocessing Support  
40 / 32-Bit Floating-Point /Integer Multiplier  
and Arithmetic Logic Unit (ALU)  
D
32-Bit Barrel Shifter  
Parallel ALU and Multiplier Execution in a  
Single Cycle  
D
Eight Extended-Precision Registers  
(Accumulators)  
On-Chip Direct Memory Access (DMA)  
Controller for Concurrent I/O and CPU  
Operation  
D
D
D
D
Two- and Three-Operand Instructions  
Conditional Calls and Returns  
Block Repeat Capability  
D
D
Integer, Floating-Point, and Logical  
Operations  
Fabricated Using Enhanced Performance  
Implanted CMOS (EPICt) by Texas  
Instruments  
One 4K-Word × 32-Bit Single-Cycle  
Dual-Access On-Chip ROM Block  
D
Two 32-Bit Timers  
description  
The SMJ320C30 internal busing and special digital signal processor (DSP) instruction set has the speed and  
flexibility to execute up to 50 MFLOPS. The SMJ320C30 device optimizes speed by implementing functions  
in hardware that other processors implement through software or microcode. This hardware-intensive approach  
provides performance previously unavailable on a single chip. The emphasis on total system cost has resulted  
in a less expensive processor that can be designed into systems currently using costly bit-slice processors.  
D
D
SMJ320C30-40: 50-ns single-cycle execution time, 5% supply  
SMJ320C30-50: 40-ns single-cycle execution time, 5% supply  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 2004, Texas Instruments Incorporated  
ꢐ ꢔ ꢟ ꢗ ꢖꢢ ꢝꢜ ꢚꢛ ꢜꢖ ꢘꢟ ꢡꢓ ꢙꢔ ꢚ ꢚꢖ ꢁꢈ ꢌꢩ ꢎꢏ ꢪ ꢩꢃꢫꢬ ꢃꢬꢭ ꢙꢡꢡ ꢟꢙ ꢗ ꢙ ꢘꢞ ꢚꢞꢗ ꢛ ꢙ ꢗ ꢞ ꢚꢞ ꢛꢚꢞ ꢢ  
ꢚ ꢞ ꢛ ꢚꢓ ꢔꢨ ꢖꢕ ꢙ ꢡꢡ ꢟꢙ ꢗ ꢙ ꢘ ꢞ ꢚ ꢞ ꢗ ꢛ ꢣ  
ꢝ ꢔꢡ ꢞꢛꢛ ꢖ ꢚꢤꢞ ꢗ ꢦꢓ ꢛꢞ ꢔ ꢖꢚꢞ ꢢꢣ ꢐ ꢔ ꢙꢡ ꢡ ꢖ ꢚꢤꢞ ꢗ ꢟꢗ ꢖ ꢢꢝꢜ ꢚꢛ ꢭ ꢟꢗ ꢖ ꢢꢝꢜ ꢚꢓꢖ ꢔ  
1
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  

与SMJ320C30-40相关器件

型号 品牌 获取价格 描述 数据表
SMJ320C30-50 TI

获取价格

DIGITAL SIGNAL PROCESSOR
SMJ320C30GB TI

获取价格

DIGITAL SIGNAL PROCESSOR
SMJ320C30GBM25 ROCHESTER

获取价格

Digital Signal Processor, 32-Ext Bit, 25MHz, CMOS, CPGA181, PGA-181
SMJ320C30GBM25 TI

获取价格

32-BIT, 25MHz, OTHER DSP, CPGA181
SMJ320C30GBM28 ROCHESTER

获取价格

Digital Signal Processor, 32-Ext Bit, 28MHz, CMOS, CPGA181, PGA-181
SMJ320C30GBM28 TI

获取价格

32-BIT, 28MHz, OTHER DSP, CPGA181
SMJ320C30GBM33 TI

获取价格

32-BIT, 33.33MHz, OTHER DSP, CPGA181
SMJ320C30GBM40 TI

获取价格

DIGITAL SIGNAL PROCESSOR
SMJ320C30GBM50 TI

获取价格

DIGITAL SIGNAL PROCESSOR
SMJ320C30HFG TI

获取价格

DIGITAL SIGNAL PROCESSOR