5秒后页面跳转
SIi5013-X-GM PDF预览

SIi5013-X-GM

更新时间: 2024-09-29 12:28:27
品牌 Logo 应用领域
芯科 - SILICON 放大器
页数 文件大小 规格书
26页 215K
描述
OC-12/3, STM-4/1 SONET/SDH CDR IC WITH LIMITING AMPLIFIER

SIi5013-X-GM 数据手册

 浏览型号SIi5013-X-GM的Datasheet PDF文件第2页浏览型号SIi5013-X-GM的Datasheet PDF文件第3页浏览型号SIi5013-X-GM的Datasheet PDF文件第4页浏览型号SIi5013-X-GM的Datasheet PDF文件第5页浏览型号SIi5013-X-GM的Datasheet PDF文件第6页浏览型号SIi5013-X-GM的Datasheet PDF文件第7页 
Si5013  
OC-12/3, STM-4/1 SONET/SDH CDR IC WITH LIMITING AMPLIFIER  
Features  
High-speed clock and data recovery device with integrated limiting amplifier:  
Supports OC-12/3, STM-4/1  
DSPLL® technology  
Loss-of-signal level alarm  
Data slicing level control  
10 mV differential sensitivity  
(typ)  
Jitter generation 2.3 mUI  
PP  
rms  
3.3 V supply  
Small footprint: 5 x 5 mm  
Reference and reference-less  
Ordering Information:  
operation supported  
See page 22.  
Applications  
SONET/SDH/ATM routers  
Add/drop multiplexers  
Digital cross connects  
Board level serial links  
SONET/SDH test equipment  
Optical transceiver modules  
SONET/SDH regenerators  
Pin Assignments  
Si5013  
Description  
28 27 26 25 24 23 22  
RATESEL  
GND  
VDD  
21  
1
2
3
4
5
6
7
The Si5013 is a fully-integrated, high-performance limiting amplifier (LA)  
and clock and data recovery (CDR) IC for high-speed serial  
communication systems. It derives timing information and data from a  
serial input at OC-12/3 and STM-4/1 rates. Use of an external reference  
clock is optional. Silicon Laboratories DSPLL technology eliminates  
sensitive noise entry points, thus making the PLL less susceptible to  
board-level interaction and helping to ensure optimal jitter performance.  
20 REXT  
LOS_LVL  
SLICE_LVL  
REFCLK+  
REFCLK–  
LOL  
19 RESET/CAL  
GND  
Pad  
18  
17  
16  
15  
VDD  
DOUT+  
DOUT–  
TDI  
®
8
9
10 11 12 13 14  
The Si5013 represents a new standard in low jitter, low power, small size,  
and integration for high-speed LA/CDRs. It operates from a 3.3 V supply  
over the industrial temperature range (–40 to 85 °C).  
Functional Block Diagram  
LOS_LVL  
Signal  
Detect  
DSQLCH  
LOS  
2
DOUT+  
DOUT–  
Retimer  
BUF  
BUF  
2
DIN+  
DIN–  
Limiting  
Amp  
DSPLL  
BER  
Monitor  
2
CLKOUT+  
CLKOUT–  
CLK_DSBL  
REFCLK+  
REFCLK–  
(Optional)  
2
Lock  
Detection  
Reset/  
Calibration  
Bias Gen.  
REXT  
BER_ALM  
RESET/CAL  
RATESEL  
BER_LVL  
SLICE_LVL  
LOL  
LTR  
Rev. 1.6 6/08  
Copyright © 2008 by Silicon Laboratories  
Si5013  

与SIi5013-X-GM相关器件

型号 品牌 获取价格 描述 数据表
SII504 SILICONIMAGE

获取价格

Digital Video Processor
SII50N06 SIRECTIFIER

获取价格

绝缘栅双极型晶体管(IGBT)Isolated Gate Bipolar Transist
SII50N12 SIRECTIFIER

获取价格

绝缘栅双极型晶体管(IGBT)Isolated Gate Bipolar Transist
SII5723 LATTICE

获取价格

Microcontroller,
SII5723PB SILICONIMAGE

获取价格

SteelVine⑩ Storage Processor
SII5733 SILICONIMAGE

获取价格

SteelVine⑩ Storage Processor
SII5734 SILICONIMAGE

获取价格

SteelVine⑩ Storage Processor
SII5744 SILICONIMAGE

获取价格

SteelVine⑩ Storage Processor
SII5923 SILICONIMAGE

获取价格

Third Generation SATA-to-Dual eSATA Storage Processor
SII7117DN VISHAY

获取价格

P-Channel 150-V (D-S) MOSFET