5秒后页面跳转
S9S08LG32J0VLK PDF预览

S9S08LG32J0VLK

更新时间: 2024-09-25 06:09:55
品牌 Logo 应用领域
飞思卡尔 - FREESCALE 外围集成电路微控制器时钟
页数 文件大小 规格书
50页 2918K
描述
8-bit HCS08 Central Processor Unit (CPU)

S9S08LG32J0VLK 数据手册

 浏览型号S9S08LG32J0VLK的Datasheet PDF文件第2页浏览型号S9S08LG32J0VLK的Datasheet PDF文件第3页浏览型号S9S08LG32J0VLK的Datasheet PDF文件第4页浏览型号S9S08LG32J0VLK的Datasheet PDF文件第5页浏览型号S9S08LG32J0VLK的Datasheet PDF文件第6页浏览型号S9S08LG32J0VLK的Datasheet PDF文件第7页 
Freescale Semiconductor  
Data Sheet: Technical Data  
Document Number: MC9S08LG32  
Rev. 7, 8/2009  
MC9S08LG32 Series  
Covers: MC9S08LG32 and  
MC9S08LG16  
MC9S08LG32  
64-LQFP  
80-LQFP  
Case 840F  
10 mm × 10 mm  
Case 917A  
14 mm × 14 mm  
Features  
48-LQFP  
• 8-bit HCS08 Central Processor Unit (CPU)  
– Up to 40 MHz CPU at 5.5 V to 2.7 V across temperature  
range of –40 °C to 85 °C and –40 °C to 105 °C  
– HCS08 instruction set with added BGND instruction  
– Support for up to 32 interrupt/reset sources  
• On-Chip Memory  
Case 932  
7 mm × 7mm  
– On-chip in-circuit emulator (ICE) debug module containing  
three comparators and nine trigger modes; eight deep FIFO  
for storing change-of-flow addresses and event-only data;  
debug module supports both tag and force breakpoints  
• Peripherals  
– 32 KB or 18 KB dual array flash; read/program/erase  
over full operating voltage and temperature  
– 1984 byte random access memory (RAM)  
– Security circuitry to prevent unauthorized access to  
RAM and flash contents  
LCD — Up to 4 × 41 or 8 × 37 LCD driver with internal  
charge pump.  
ADC — Up to 16-channel, 12-bit resolution; 2.5 μs  
conversion time; automatic compare function; temperature  
sensor; internal bandgap reference channel; runs in stop3 and  
can wake up the system; fully functional from 5.5 V to 2.7 V  
SCI — Full duplex non-return to zero (NRZ); LIN master  
extended break generation; LIN slave extended break  
detection; wakeup on active edge  
SPI — Full-duplex or single-wire bidirectional;  
double-buffered transmit and receive; master or slave mode;  
MSB-first or LSB-first shifting  
IIC — With up to 100 kbps with maximum bus loading;  
multi-master operation; programmable slave address;  
interrupt driven byte-by-byte data transfer; supports  
broadcast mode and 10-bit addressing  
TPMx — One 6 channel and one 2 channel; selectable input  
capture, output compare, or buffered edge or center-aligned  
PWM on each channel  
MTIM — 8-bit counter with match register; four clock  
sources with prescaler dividers; can be used for periodic  
wakeup  
RTC — 8-bit modulus counter with binary or decimal based  
prescaler; three clock sources including one external source;  
can be used for time base, calendar, or task scheduling  
functions  
• Power-Saving Modes  
– Two low-power stop modes (stop2 and stop3)  
– Reduced-power wait mode  
– Peripheral clock gating register can disable clocks to  
unused modules, thereby reducing currents  
– Low power on-chip crystal oscillator (XOSC) that can  
be used in low-power modes to provide accurate clock  
source to real time counter and LCD controller  
– 100 μs typical wakeup time from stop3 mode  
• Clock Source Options  
– Oscillator (XOSC) — Loop-control Pierce oscillator;  
crystal or ceramic resonator range of 31.25 kHz to  
38.4 kHz or 1 MHz to 16 MHz  
– Internal Clock Source (ICS) — Internal clock source  
module containing a frequency-locked-loop (FLL)  
controlled by internal or external reference; precision  
trimming of internal reference allows 0.2% resolution  
and 2% deviation over temperature and voltage; supports  
bus frequencies from 1 MHz to 20 MHz.  
• System Protection  
– COP reset with option to run from dedicated 1 kHz  
internal clock or bus clock  
KBI — One keyboard control module capable of supporting  
8 × 8 keyboard matrix  
– Low-voltage warning with interrupt  
– Low-voltage detection with reset  
IRQ — External pin for wakeup from low-power modes  
• Input/Output  
– Illegal opcode detection with reset  
– Illegal address detection with reset  
– 39, 53, or 69 GPIOs  
– Flash and RAM protection  
– 8 KBI and 1 IRQ interrupt with selectable polarity  
– Hysteresis and configurable pullup device on all input pins;  
configurable slew rate and drive strength on all output pins.  
• Package Options  
• Development Support  
– Single-wire background debug interface  
– Breakpoint capability to allow single breakpoint setting  
during in-circuit debugging (plus two more breakpoints  
in on-chip debug module)  
– 48-pin LQFP, 64-pin LQFP, and 80-pin LQFP  
Freescale reserves the right to change the detail specifications as may be required to permit  
improvements in the design of its products.  
© Freescale Semiconductor, Inc., 2009. All rights reserved.  

与S9S08LG32J0VLK相关器件

型号 品牌 获取价格 描述 数据表
S9S08MP12E2MLC FREESCALE

获取价格

8-Bit HCS08 Central Processor Unit (CPU)
S9S08MP12E2MLF FREESCALE

获取价格

8-Bit HCS08 Central Processor Unit (CPU)
S9S08MP12E2MWL FREESCALE

获取价格

8-Bit HCS08 Central Processor Unit (CPU)
S9S08MP12E2VLC FREESCALE

获取价格

8-Bit HCS08 Central Processor Unit (CPU)
S9S08MP12E2VLF FREESCALE

获取价格

8-Bit HCS08 Central Processor Unit (CPU)
S9S08MP12E2VWL FREESCALE

获取价格

8-Bit HCS08 Central Processor Unit (CPU)
S9S08MP16 FREESCALE

获取价格

8-Bit HCS08 Central Processor Unit (CPU)
S9S08MP16E2CLF NXP

获取价格

8-BIT, FLASH, 50.33MHz, MICROCONTROLLER, PQFP48, QFP-48
S9S08MP16E2MLC FREESCALE

获取价格

8-Bit HCS08 Central Processor Unit (CPU)
S9S08MP16E2MLF FREESCALE

获取价格

8-Bit HCS08 Central Processor Unit (CPU)