Datasheet > S29CL032J0PFFM010

S29CL032J0PFFM010

更新时间： 2023-08-15 00:00:00

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
74页	1356K
描述
Flash, 1MX32, 54ns, PBGA80, BGA-80

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

S29CL032J0PFFM010 数据手册

浏览型号S29CL032J0PFFM010的Datasheet PDF文件第3页

浏览型号S29CL032J0PFFM010的Datasheet PDF文件第4页

浏览型号S29CL032J0PFFM010的Datasheet PDF文件第5页

浏览型号S29CL032J0PFFM010的Datasheet PDF文件第7页

浏览型号S29CL032J0PFFM010的Datasheet PDF文件第8页

浏览型号S29CL032J0PFFM010的Datasheet PDF文件第9页

S29CD032J

S29CD016J

S29CL032J

S29CL016J

2. Input/Output Descriptions and Logic Symbols

Table identifies the input and output package connections provided on the device.

Symbol

Type

Description

Address lines for S29CD-J and S29CL-J (A18-A0 for 16 Mb and A19-A0 for 32 Mb). A9 supports

12V autoselect input.

A19-A0

Input

DQ31-DQ0

CE#

I/O

Data input/output

Input

Chip Enable. This signal is asynchronous relative to CLK for the burst mode.

OE#

Input

Output Enable. This signal is asynchronous relative to CLK for the burst mode.

WE#

V_CC

Input

Write Enable

Supply

Device Power Supply. This signal is asynchronous relative to CLK for the burst mode.

VersatileI/O^TMInput.

V_IO

V_SS

Ground

No Connect Not connected internally

Ready/Busy output and open drain which require a external pull up resistor.

When RY/BY# = V_OH, the device is ready to accept read operations and commands. When RY/BY#

= V_OL, the device is either executing an embedded algorithm or the device is executing a hardware

reset operation.

RY/BY#

Output

Clock Input that can be tied to the system or microprocessor clock and provides the fundamental

timing and internal operating frequency.

CLK

ADV#

IND#

Input

Load Burst Address input. Indicates that the valid address is present on the address inputs.

End of burst indicator for finite bursts only. IND is low when the last word in the burst sequence is at

the data outputs.

Output

Input

WAIT#

WP#

Provides data valid feedback only when the burst length is set to continuous.

Write Protect Input. At V_IL, disables program and erase functions in two outermost sectors of the

large bank.

Acceleration input. At V_HH, accelerates erasing and programming. When not used for acceleration,

ACC

Input

ACC = V_SSor V_CC

RESET#

Hardware Reset.

Document Number: 002-00948 Rev. *C

Page 6 of 74

1...3 4 567 8 9...74

下载PDF

与S29CL032J0PFFM010相关器件

型号	品牌	描述	获取价格	数据表
S29CL032J0PFFM013	CYPRESS	Flash, 1MX32, 54ns, PBGA80, BGA-80	获取价格
S29CL032J0PFFM020	CYPRESS	Flash, 1MX32, 54ns, PBGA80, BGA-80	获取价格
S29CL032J0PFFM022	SPANSION	Flash, 1MX32, 54ns, PBGA80, 13 X 11 MM, 1 MM PITCH, LEAD FREE, FORTIFIED, BGA-80	获取价格
S29CL032J0PFFM030	CYPRESS	Flash, 1MX32, 54ns, PBGA80, BGA-80	获取价格
S29CL032J0PFFM033	CYPRESS	Flash, 1MX32, 54ns, PBGA80, BGA-80	获取价格
S29CL032J0PFFN002	SPANSION	Flash, 1MX32, 54ns, PBGA80, 13 X 11 MM, 1 MM PITCH, LEAD FREE, FORTIFIED, BGA-80	获取价格