Datasheet > RMQSDA3618DGBA-182

RMQSDA3618DGBA-182

更新时间： 2023-12-20 18:44:51

品牌	Logo	应用领域
瑞萨 - RENESAS		静态存储器
页数	文件大小	规格书
31页	399K
描述
36-Mbit QDR? II+ SRAM 4-word Burst Architecture (2.5 Cycle Read latency) with ODT

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

RMQSDA3618DGBA-182 数据手册

浏览型号RMQSDA3618DGBA-182的Datasheet PDF文件第2页

浏览型号RMQSDA3618DGBA-182的Datasheet PDF文件第3页

浏览型号RMQSDA3618DGBA-182的Datasheet PDF文件第4页

浏览型号RMQSDA3618DGBA-182的Datasheet PDF文件第5页

浏览型号RMQSDA3618DGBA-182的Datasheet PDF文件第6页

Datasheet

RMQSDA3636DGBA, RMQSDA3618DGBA

R10DS0243EJ0100

36-Mbit QDR™ II+ SRAM 4-word Burst

Rev. 1.00

May 25, 2015

Architecture (2.5 Cycle Read latency) with ODT

Description

The RMQSDA3636DGBA is a 1,048,576-word by 36-bit and the RMQSDA3618DGBA is a 2,097,152-word by 18-bit

synchronous quad data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor

memory cell. It integrates unique synchronous peripheral circuitry and a burst counter. All input registers are

controlled by an input clock pair (K and /K) and are latched on the positive edge of K and /K. These products are

suitable for applications which require synchronous operation, high speed, low voltage, high density and wide bit

configuration. These products are packaged in 165-pin plastic FBGA package.

Features

¢ Power Supply

1.8 V for core (VDD), 1.4 V to VDD for I/O (V_DDQ

)

¢ Clock

Fast clock cycle time for high bandwidth

Two input clocks (K and /K) for precise DDR timing at clock rising edges only

Two output echo clocks (CQ and /CQ) simplify data capture in high-speed systems

Clock-stop capability with µs restart

I/O

Separate independent read and write data ports with concurrent transactions

100% bus utilization DDR read and write operation

HSTL I/O

User programmable output impedance

PLL circuitry for wide output data valid window and future frequency scaling

Data valid pin (QVLD) to indicate valid data on the output

¢ Function

Four-tick burst for reduced address frequency

Internally self-timed write control

Simple control logic for easy depth expansion

JTAG 1149.1 compatible test access port

¢ Package

165 FBGA package (13 x 15 x 1.4 mm)

R10DS0243EJ0100 Rev. 1.00

May 25, 2015

Page 1 of 30

12 3 4 5 6 7...31

中文翻译

下载PDF

与RMQSDA3618DGBA-182相关器件

型号	品牌	获取价格	描述	数据表
RMQSDA3618DGBA-182#AC0	RENESAS	获取价格	36-Mbit QDR™ II+ SRAM 4-word Burst Architecture (2.5 Cycle Read latency) with OD
RMQSDA3618DGBA-202#AC0	RENESAS	获取价格	QDR SRAM
RMQSDA3636DGBA-182	RENESAS	获取价格	36-Mbit QDR? II+ SRAM 4-word Burst Architecture (2.5 Cycle Read latency) with ODT
RMR-01	DBLECTRO	获取价格	SURFACE MOUNTING TYPE DIP SWITCH
RMR-01-R	DBLECTRO	获取价格	SURFACE MOUNTING TYPE DIP SWITCH
RMR-01-T	DBLECTRO	获取价格	SURFACE MOUNTING TYPE DIP SWITCH
RMR-01-T-R	DBLECTRO	获取价格	SURFACE MOUNTING TYPE DIP SWITCH
RMR-02	DBLECTRO	获取价格	SURFACE MOUNTING TYPE DIP SWITCH
RMR-02G-T-R	DBLECTRO	获取价格	Slide Dip Switch
RMR-02-R	DBLECTRO	获取价格	SURFACE MOUNTING TYPE DIP SWITCH