QS5917T-132TQG

更新时间： 2024-01-11 07:25:35

品牌	Logo	应用领域
艾迪悌 - IDT		时钟驱动器逻辑集成电路 LTE
页数	文件大小	规格书
7页	63K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

QS5917T-132TQG 数据手册

QS5917T

LOWSKEWCMOSPLLCLOCKDRIVERWITHINTEGRATEDLOOPFILTER

INDUSTRIALTEMPERATURERANGE

LOW SKEW CMOS PLL

CLOCK DRIVER WITH

QS5917T

INTEGRATED LOOP FILTER

FEATURES:

DESCRIPTION

• 5V operation

The QS5917T Clock Driver uses an internal phase locked loop (PLL)

to lock low skew outputs to one of two reference clock inputs. Eight

outputs are available: Q0-Q4, 2xQ, Q/2, Q5. Careful layout and design

insures < 500ps skew between the Q0-Q4, and Q/2 outputs. The QS5917T

includes an internal RC filter which provides excellent jitter characteris-

tics and eliminates the need for external components. In addition, TTL

level outputs reduce clock signal noise. Various combinations of feed-

back and a divide-by-2 in the VCO path allow applications to be custom-

ized for linear VCO operation over a wide range of input SYNC fre-

quencies. The VCO can also be disabled by the PLL_EN signal to allow

low frequency or DC testing. The LOCK output asserts to indicate when

phase lock has been achieved. The QS5917T is designed for use in

high-performance workstations, multi-board computers, networking hardware,

and mainframe systems. Several can be used in parallel or scattered

throughout a system for guaranteed low skew, system-wide clock distri-

bution networks.

• 2xQ output, Q/2 output, Q output

• Outputs tri-state while RST low

• Internal loop filter RC network

• Low noise TTL level outputs

• < 500ps output skew, Q0-Q4

• PLL disable feature for low frequency testing

• Balanced Drive Outputs ± 24mA

• 132MHz maximum frequency (2xQ output)

• Functional equivalent to Motorola MC88915

• ESD > 2000V

• Latch-up > –300mA

• Available in QSOP and PLCC packages

For more information on PLL clock driver products, see Application

Note AN-227.

FUNCTIONALBLOCKDIAGRAM

REF_SEL

FEEDBACK

PLL_EN

FREQ_SEL

LOCK

SYNC0

SYNC1

PHASE

DETECTOR

LOOP

FILTER

VCO

RST

Q/2

2xQ

TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.

INDUSTRIAL TEMPERATURE RANGE

JULY 2000

DSC-5227/2

12 3 4 5 6 7

中文翻译

下载PDF

QS5917T-132TQG 替代型号

型号	品牌	替代类型	描述	数据表
IDTQS5917T-132TJ8	IDT	类似代替	PLL Based Clock Driver, 5917 Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PQCC28,
QS5917T-100TQ	IDT	功能相似	LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER

与QS5917T-132TQG相关器件

型号	品牌	获取价格	描述	数据表
QS5917T-132TQX	ETC	获取价格	Eight Distributed-Output Clock Driver
QS5917T-70TJ	IDT	获取价格	LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
QS5917T-70TJ8	IDT	获取价格	PLL Based Clock Driver, 5917 Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PQCC28,
QS5917T-70TQ	IDT	获取价格	LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
QS5917TJ	ETC	获取价格	EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER\|CMOS\|LDCC\|28PIN\|PLASTIC
QS5917TQ	ETC	获取价格	EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER\|CMOS\|SSOP\|28PIN\|PLASTIC
QS5919-100TJ	ETC	获取价格	Eight Distributed-Output Clock Driver
QS5919-100TJX	ETC	获取价格	Eight Distributed-Output Clock Driver
QS5919-100TQ	ETC	获取价格	Eight Distributed-Output Clock Driver
QS5919-100TQX	ETC	获取价格	Eight Distributed-Output Clock Driver

与QS5917T-132TQG相关文章

BSS138LT3G：一款高效能N沟道MOSFET的全面解析
2024-07-04

11
解读EGP10B二极管资料手册：产品特性、参数分析
2024-07-04

10
RT9164AGG手册资料详解：引脚信息、设计指南
2024-07-04

12
2SA1037KPT资料详解：产品特性、电气参数、设计指南
2024-07-04

15

产品中心

服务支持

精选活动

关于我们

帮助中心

QS5917T-132TQG

QS5917T-132TQG 数据手册

QS5917T-132TQG 替代型号

与QS5917T-132TQG相关器件

与QS5917T-132TQG相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

QS5917T-132TQG

QS5917T-132TQG 数据手册

QS5917T-132TQG 替代型号

与QS5917T-132TQG相关器件

与QS5917T-132TQG相关文章

您还可以找

您在本页遇到什么问题？