5秒后页面跳转
QS5917T-132TJ PDF预览

QS5917T-132TJ

更新时间: 2024-09-29 22:09:15
品牌 Logo 应用领域
艾迪悌 - IDT 时钟驱动器逻辑集成电路LTE
页数 文件大小 规格书
7页 63K
描述
LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER

QS5917T-132TJ 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:QCCJ, LDCC28,.5SQReach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.5
系列:5917输入调节:MUX
JESD-30 代码:S-PQCC-J28JESD-609代码:e0
长度:11.5062 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
最大I(ol):0.024 A湿度敏感等级:1
功能数量:1反相输出次数:1
端子数量:28实输出次数:7
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装等效代码:LDCC28,.5SQ
封装形状:SQUARE封装形式:CHIP CARRIER
电源:5 V认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.5 ns座面最大高度:4.57 mm
子类别:Clock Drivers最大供电电压 (Vsup):5.25 V
最小供电电压 (Vsup):4.75 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD宽度:11.5062 mm
最小 fmax:132 MHzBase Number Matches:1

QS5917T-132TJ 数据手册

 浏览型号QS5917T-132TJ的Datasheet PDF文件第2页浏览型号QS5917T-132TJ的Datasheet PDF文件第3页浏览型号QS5917T-132TJ的Datasheet PDF文件第4页浏览型号QS5917T-132TJ的Datasheet PDF文件第5页浏览型号QS5917T-132TJ的Datasheet PDF文件第6页浏览型号QS5917T-132TJ的Datasheet PDF文件第7页 
LOW SKEW CMOS PLL  
CLOCK DRIVER WITH  
QS5917T  
INTEGRATED LOOP FILTER  
FEATURES:  
DESCRIPTION  
• 5V operation  
The QS5917T Clock Driver uses an internal phase locked loop (PLL)  
to lock low skew outputs to one of two reference clock inputs. Eight  
outputs are available: Q0-Q4, 2xQ, Q/2, Q5. Careful layout and design  
insures < 500ps skew between the Q0-Q4, and Q/2 outputs. The QS5917T  
includes an internal RC filter which provides excellent jitter characteris-  
tics and eliminates the need for external components. In addition, TTL  
level outputs reduce clock signal noise. Various combinations of feed-  
back and a divide-by-2 in the VCO path allow applications to be custom-  
ized for linear VCO operation over a wide range of input SYNC fre-  
quencies. The VCO can also be disabled by the PLL_EN signal to allow  
low frequency or DC testing. The LOCK output asserts to indicate when  
phase lock has been achieved. The QS5917T is designed for use in  
high-performance workstations, multi-board computers, networking hardware,  
and mainframe systems. Several can be used in parallel or scattered  
throughout a system for guaranteed low skew, system-wide clock distri-  
bution networks.  
• 2xQ output, Q/2 output, Q output  
• Outputs tri-state while RST low  
• Internal loop filter RC network  
• Low noise TTL level outputs  
• < 500ps output skew, Q0-Q4  
• PLL disable feature for low frequency testing  
• Balanced Drive Outputs ± 24mA  
• 132MHz maximum frequency (2xQ output)  
• Functional equivalent to Motorola MC88915  
• ESD > 2000V  
• Latch-up > –300mA  
• Available in QSOP and PLCC packages  
For more information on PLL clock driver products, see Application  
Note AN-227.  
FUNCTIONALBLOCKDIAGRAM  
REF_SEL  
FEEDBACK  
PLL_EN  
FREQ_SEL  
LOCK  
0
1
SYNC0  
SYNC1  
0
1
1
0
PHASE  
DETECTOR  
LOOP  
FILTER  
VCO  
/2  
RST  
R
D
R
D
R
D
R
D
R
D
R
D
R
D
Q
Q
Q
Q
Q
Q
Q
Q
Q5  
Q/2  
Q4  
Q3  
Q2  
Q1  
Q0  
2xQ  
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.  
INDUSTRIAL TEMPERATURE RANGE  
JULY 2000  
1
© 2000 Integrated Device Technology, Inc.  
DSC-5227/2  

与QS5917T-132TJ相关器件

型号 品牌 获取价格 描述 数据表
QS5917T-132TJ8 IDT

获取价格

PLL Based Clock Driver, 5917 Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PQCC28,
QS5917T-132TJG IDT

获取价格

PLL Based Clock Driver, 5917 Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PQCC28,
QS5917T-132TJG8 IDT

获取价格

PLL Based Clock Driver, 5917 Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PQCC28,
QS5917T-132TQ IDT

获取价格

LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
QS5917T-132TQ8 IDT

获取价格

PLL Based Clock Driver, 5917 Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PDSO28,
QS5917T-132TQG IDT

获取价格

暂无描述
QS5917T-132TQX ETC

获取价格

Eight Distributed-Output Clock Driver
QS5917T-70TJ IDT

获取价格

LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
QS5917T-70TJ8 IDT

获取价格

PLL Based Clock Driver, 5917 Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PQCC28,
QS5917T-70TQ IDT

获取价格

LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER