5秒后页面跳转
PT7V4050GDTHA62.500 PDF预览

PT7V4050GDTHA62.500

更新时间: 2023-08-15 00:00:00
品牌 Logo 应用领域
百利通 - PERICOM /
页数 文件大小 规格书
7页 85K
描述
PLL/Frequency Synthesis Circuit,

PT7V4050GDTHA62.500 数据手册

 浏览型号PT7V4050GDTHA62.500的Datasheet PDF文件第1页浏览型号PT7V4050GDTHA62.500的Datasheet PDF文件第2页浏览型号PT7V4050GDTHA62.500的Datasheet PDF文件第3页浏览型号PT7V4050GDTHA62.500的Datasheet PDF文件第5页浏览型号PT7V4050GDTHA62.500的Datasheet PDF文件第6页浏览型号PT7V4050GDTHA62.500的Datasheet PDF文件第7页 
Data Sheet  
PT7V4050  
PLL with quartz stabilized VCXO  
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||  
AC Electrical Characteristics  
(VCC=4.5 to 5.5V)  
Parameter  
Symbol  
Min  
Typical  
Max  
Unit  
Input NRZ Data Rates  
DATAIN  
DATAIN  
0.008  
0.008  
65.536  
32.768  
M b/s  
M b/s  
Input RZ Data and Clock Rates  
Nominal Output Frequency  
Clock Output 1  
CLK1  
CLK2  
12.00  
CLK1 /256  
65.536  
CLK1 /2  
MHz  
MHz  
Clock Output 2  
Transition Times:  
Rise Time (0.5V to 2.5V)  
Fall Time (2.5V to 0.5V)  
tR  
tF  
0.5  
0.5  
5
5
ns  
ns  
Symmetry or Duty cycle (VS = 1.4V)  
CLK1  
CLK2  
RCLK  
SYM 1  
SYM 2  
RCLK  
40  
45  
40  
60  
55  
60  
%
%
%
Control Voltage Bandwidth (-3 dB,VC =  
0.5VCC)  
BW  
20  
kHz  
Sensitivity @ VC = VCC/2  
100  
ppm/V  
F/VC  
Nominal Output Frequency on Loss of Signal:  
Clock Output 1 & 2  
CLK1  
CLK2  
-75  
-75  
75  
75  
ppm from fo 1  
ppm from fo 2  
Phase Detector Gain  
K D  
0.53  
V/rad  
x Data  
Density  
(VCC=3.0 to 3.6V)  
Parameter  
Symbol  
Min  
Typical  
Max  
Unit  
Input NRZ Data Rates  
DATAIN  
DATAIN  
0.008  
0.008  
65.536  
32.768  
M b/s  
M b/s  
Input RZ Data and Clock Rates  
Nominal Output Frequency  
Clock Output 1  
CLK1  
CLK2  
12.00  
CLK1 /256  
65.536  
CLK1 /2  
MHz  
MHz  
Clock Output 2  
Transition Times:  
Rise Time (0.4V to 2.0V)  
Fall Time (2.0V to 0.4V)  
tR  
tF  
0.5  
0.5  
5
5
ns  
ns  
Symmetry or Duty cycle (VS = 1.1V)  
CLK1  
CLK2  
RCLK  
SYM 1  
SYM 2  
RCLK  
40  
45  
40  
60  
55  
60  
%
%
%
Control Voltage Bandwidth (-3 dB,VC =  
0.5VCC)  
BW  
20  
kHz  
Sensitivity @ VC = VCC/2  
200  
ppm/V  
F/VC  
Nominal Output Frequency on Loss of Signal:  
Clock Output 1 & 2  
CLK1  
CLK2  
-100  
-100  
100  
100  
ppm from fo 1  
ppm from fo 2  
Phase Detector Gain  
K D  
0.53  
V/rad  
x Data  
Density  
PT0125(07/04)  
Ver:1  
4

与PT7V4050GDTHA62.500相关器件

型号 品牌 描述 获取价格 数据表
PT7V4050GDTHA65.536 PERICOM PLL/Frequency Synthesis Circuit,

获取价格

PT7V4050GDTHB24.586 PERICOM PLL/Frequency Synthesis Circuit,

获取价格

PT7V4050GDTHB25.000 PERICOM PLL/Frequency Synthesis Circuit,

获取价格

PT7V4050GDTHB30.720 PERICOM PLL/Frequency Synthesis Circuit,

获取价格

PT7V4050GDTHB32.768 PERICOM PLL/Frequency Synthesis Circuit,

获取价格

PT7V4050GDTHB38.880 PERICOM PLL/Frequency Synthesis Circuit,

获取价格