PDU15F
Ò
5-BIT PROGRAMMABLE
DELAY LINE
(SERIES PDU15F)
data
delay
3
devices, inc.
FEATURES
PACKAGES
OUT/
OUT
EN/
VCC
A0
1
2
3
4
5
6
7
8
9
24
23
22
21
20
19
18
17
16
·
·
·
·
·
·
·
·
Digitally programmable in 32 delay steps
Monotonic delay-versus-address variation
Two separate outputs: inverting & non-inverting
Precise and stable delays
PDU15F-xx
DIP
PDU15F-xxA4
Gull-Wing
PDU15F-xxB4
J-Lead
A1
GND
N/C
IN
A2
Input & outputs fully TTL interfaced & buffered
VCC
N/C
N/C
N/C
VCC
A3
10 T2L fan-out capability
Fits standard 24-pin DIP socket
Auto-insertable
N/C
GND
N/C
N/C
EN/
PDU15F-xxM
Military DIP
PDU15F-xxMC4
Military Gull-Wing
10 15
11 14
12 13
A4
GND
N/C
PIN DESCRIPTIONS
FUNCTIONAL DESCRIPTION
IN
Delay Line Input
The PDU15F-series device is a 5-bit digitally programmable delay line.
The delay, TDA, from the input pin (IN) to the output pins (OUT, OUT/)
depends on the address code (A4-A0) according to the following formula:
OUT Non-inverted Output
OUT/ Inverted Output
A0-A4 Address Bits
EN/ Output Enable
VCC +5 Volts
TDA = TD0 + TINC * A
GND Ground
where A is the address code, TINC is the incremental delay of the device,
and TD0 is the inherent delay of the device. The incremental delay is
specified by the dash number of the device and can range from 0.5ns through 20ns, inclusively. The
enable pins (EN/) are held LOW during normal operation. These pins must always be in the same state
and may be tied together externally. When these signals are brought HIGH, OUT and OUT/ are forced
into LOW and HIGH states, respectively. The address is not latched and must remain asserted during
normal operation.
DASH NUMBER SPECIFICATIONS
SERIES SPECIFICATIONS
Part
Number
Incremental Delay
Per Step (ns)
.5 ± .3
Total Delay
Change (ns)
15.5 ± 1.0
31 ± 1.6
62 ± 3.1
93 ± 4.7
124 ± 6.2
155 ± 7.8
186 ± 9.3
248 ± 12.4
310 ± 15.5
372 ± 18.6
465 ± 23.3
620 ± 31.0
·
·
·
Total programmed delay tolerance: 5% or 1ns,
whichever is greater
Inherent delay (TD0): 9ns typical (OUT)
8ns typical (OUT/)
Setup time and propagation delay:
Address to input setup (TAIS): 5ns
Disable to output delay (TDISO): 6ns typ. (OUT)
Operating temperature: 0° to 70° C
Temperature coefficient: 100PPM/°C (excludes TD0)
Supply voltage VCC: 5VDC ± 5%
Supply current: ICCH = 74ma
PDU15F-.5
PDU15F-1
PDU15F-2
PDU15F-3
PDU15F-4
PDU15F-5
PDU15F-6
PDU15F-8
PDU15F-10
PDU15F-12
PDU15F-15
PDU15F-20
1 ± .5
2 ± .5
3 ± 1.0
4 ± 1.0
5 ± 1.0
6 ± 1.0
8 ± 1.0
10 ± 1.5
12 ± 1.5
15 ± 1.5
20 ± 2.0
·
·
·
·
ICCL = 30ma
·
Minimum pulse width: 10% of total delay
NOTE: Any dash number between .5 and 20 not
shown is also available.
Ó1997 Data Delay Devices
Doc #97003
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
1/13/97
Powered by ICminer.com Electronic-Library Service CopyRight 2003