5秒后页面跳转
PDM41024LA10SOATR PDF预览

PDM41024LA10SOATR

更新时间: 2024-01-19 06:57:41
品牌 Logo 应用领域
其他 - ETC /
页数 文件大小 规格书
8页 295K
描述
1 Megabit Static RAM 128K x 8-Bit

PDM41024LA10SOATR 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
Reach Compliance Code:unknown风险等级:5.91
Is Samacsys:N最长访问时间:10 ns
I/O 类型:COMMONJESD-30 代码:R-PDSO-G32
内存密度:1048576 bit内存集成电路类型:STANDARD SRAM
内存宽度:8端子数量:32
字数:131072 words字数代码:128000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:128KX8
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP32,.8,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
并行/串行:PARALLEL电源:5 V
认证状态:Not Qualified最大待机电流:0.0005 A
最小待机电流:2 V子类别:SRAMs
最大压摆率:0.23 mA标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
Base Number Matches:1

PDM41024LA10SOATR 数据手册

 浏览型号PDM41024LA10SOATR的Datasheet PDF文件第2页浏览型号PDM41024LA10SOATR的Datasheet PDF文件第3页浏览型号PDM41024LA10SOATR的Datasheet PDF文件第4页浏览型号PDM41024LA10SOATR的Datasheet PDF文件第5页浏览型号PDM41024LA10SOATR的Datasheet PDF文件第6页浏览型号PDM41024LA10SOATR的Datasheet PDF文件第7页 
PDM41024  
Low V Data Retention Waveform  
CC  
Data Retention Mode  
V
4.5V  
4.5V  
CC  
V
DR  
t
t
CDR  
R
V
V
DR  
IH  
CE1  
CE2  
V
IL  
DON'T CARE  
V
IH  
0.2V  
V
IL  
Data Retention Electrical Characteristics (LA Version Only) for JEDEC Version  
Symbol Parameter  
for Retention Data  
Test Conditions  
Min.  
Typ.  
Max.  
Unit  
V
V
2
V
DR  
CC  
I
Data Retention Current  
CE1 V – 0.2V or  
V
V
= 2V  
= 3V  
500  
750  
µA  
µA  
CCDR  
CC  
CC  
CE2 V + 0.2V  
SS  
CC  
V
V – 0.2V  
IN  
CC  
or 0.2V  
t
Chip Deselect to Data Retention Time  
Operation Recovery Time  
0
ns  
ns  
CDR  
(3)  
t
t
RC  
R
NOTES: (For three previous Electrical Characteristics tables)  
1. The parameter is tested with CL = 5 pF as shown in Figure 2. Transition is measured ±200 mV from steady state voltage.  
2. At any given temperature and voltage condition, t  
3. This parameter is sampled.  
is less than t  
.
HZCE  
LZCE  
4. WE is high for a READ cycle.  
5. The device is continuously selected. All the Chip Enables are held in their active state.  
6. The address is valid prior to or coincident with the latest occurring Chip Enable.  
7. Vcc = 5V ± 5%.  
Ordering Information  
XXXXX  
X
XX  
Speed  
X
X
X
Device Type Power  
Package  
Type  
Process  
Temp. Range  
Preferred  
Shipping  
Container  
Blank Tubes  
TR  
TY  
Tape & Reel  
Tray  
Blank  
I
A
Commercial (0° to +70°C)  
Industrial (-40° to +85°C)  
Automotive (-40° to +105°C)  
TSO 32-pin 300-mil Plastic SOJ  
SO  
T
32-pin 400-mil Plastic SOJ  
32-pin Plastic TSOP (I)  
10  
12  
15  
Commercial Only  
(use 15 ns for slower designs)  
SA  
LA  
Standard Power  
Low Power  
PDM41024 - 1 Meg (128Kx8) Static RAM  
8
4/09/98 - Rev. 3.3  

与PDM41024LA10SOATR相关器件

型号 品牌 描述 获取价格 数据表
PDM41024LA10SOATY ETC 1 Megabit Static RAM 128K x 8-Bit

获取价格

PDM41024LA10SOI ETC 1 Megabit Static RAM 128K x 8-Bit

获取价格

PDM41024LA10SOITR ETC 1 Megabit Static RAM 128K x 8-Bit

获取价格

PDM41024LA10SOITY ETC 1 Megabit Static RAM 128K x 8-Bit

获取价格

PDM41024LA10SOTR IXYS Standard SRAM, 128KX8, 10ns, CMOS, PDSO32

获取价格

PDM41024LA10SOTY ETC 1 Megabit Static RAM 128K x 8-Bit

获取价格