5秒后页面跳转
PCS2P20805AG-20-AT PDF预览

PCS2P20805AG-20-AT

更新时间: 2024-02-22 14:30:31
品牌 Logo 应用领域
PULSECORE 时钟驱动器逻辑集成电路光电二极管
页数 文件大小 规格书
11页 461K
描述
2.5V CMOS Dual 1-To-5 Clock Driver

PCS2P20805AG-20-AT 技术参数

生命周期:Obsolete包装说明:GREEN, QSOP-20
Reach Compliance Code:unknown风险等级:5.84
Is Samacsys:N系列:20805
输入调节:DIFFERENTIAL LATCHEDJESD-30 代码:R-PDSO-G20
长度:8.65 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
功能数量:2反相输出次数:
端子数量:20实输出次数:5
最高工作温度:70 °C最低工作温度:
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH传播延迟(tpd):3 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.27 ns
座面最大高度:1.73 mm最大供电电压 (Vsup):2.7 V
最小供电电压 (Vsup):2.3 V标称供电电压 (Vsup):2.5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:0.635 mm端子位置:DUAL
宽度:3.9 mm最小 fmax:166 MHz
Base Number Matches:1

PCS2P20805AG-20-AT 数据手册

 浏览型号PCS2P20805AG-20-AT的Datasheet PDF文件第2页浏览型号PCS2P20805AG-20-AT的Datasheet PDF文件第3页浏览型号PCS2P20805AG-20-AT的Datasheet PDF文件第4页浏览型号PCS2P20805AG-20-AT的Datasheet PDF文件第5页浏览型号PCS2P20805AG-20-AT的Datasheet PDF文件第6页浏览型号PCS2P20805AG-20-AT的Datasheet PDF文件第7页 
September 2006  
rev 0.3  
PCS2P20805A  
2.5V CMOS Dual 1-To-5 Clock Driver  
Functional Description  
Features  
Advanced CMOS Technology  
The PCS2P20805A is a 2.5V Clock driver built using  
advanced CMOS technology. The device consists of two  
banks of drivers, each with a 1:5 fanout and its own output  
enable control. The device has a "heartbeat" monitor for  
diagnostics and PLL driving. The MON output is identical to  
all other outputs and complies with the output specifications  
in this document. The PCS2P20805A offers low  
capacitance inputs. The PCS2P20805A is designed for  
high speed clock distribution where signal quality and skew  
are critical. The PCS2P20805A also allows single point-to-  
point transmission line driving in applications such as  
address distribution, where one signal must be distributed  
to multiple receivers with low skew and high signal quality.  
Guaranteed low skew < 200pS (max.)  
Very low propagation delay < 2.5nS (max)  
Very low duty cycle distortion < 270pS (max)  
Very low CMOS power levels  
Operating frequency up to 166MHz  
TTL compatible inputs and outputs  
Two independent output banks with 3-state control  
1:5 fanout per bank  
"Heartbeat" monitor output  
VCC = 2.5V ± 0.2V  
Available in SSOP and QSOP packages  
Block Diagram  
Pin Diagram  
20  
VCCA  
OA1  
VCCB  
1
2
OEA  
INA  
19  
18  
17  
16  
15  
OB1  
OB2  
OB3  
5
OA1 – OA5  
OA2  
3
4
OA3  
5
6
GNDA  
GNDB  
OB4  
PCS2P20805A  
5
OA4  
OA5  
INB  
OB1 – OB5  
MON  
14  
13  
12  
11  
7
OB5  
OEB  
GNDQ  
8
9
MON  
OEB  
OEA  
INA  
10  
INB  
SSOP/ QSOP PACKAGE  
TOP VIEW  
PulseCore Semiconductor Corporation  
1715 S. Bascom Ave Suite 200 Campbell, CA 95008 Tel: 408-879-9077 Fax: 408-879-9018  
www.pulsecoresemi.com  
Notice: The information in this document is subject to change without notice.  

与PCS2P20805AG-20-AT相关器件

型号 品牌 获取价格 描述 数据表
PCS2P20805AG-20-DR PULSECORE

获取价格

2.5V CMOS Dual 1-To-5 Clock Driver
PCS2P20805AG-20-DT PULSECORE

获取价格

2.5V CMOS Dual 1-To-5 Clock Driver
PCS2P20807A PULSECORE

获取价格

2.5V CMOS 1-TO-10 CLOCK DRIVER
PCS2P20807AG-20-AR PULSECORE

获取价格

2.5V CMOS 1-TO-10 CLOCK DRIVER
PCS2P20807AG-20-AT PULSECORE

获取价格

2.5V CMOS 1-TO-10 CLOCK DRIVER
PCS2P20807AG-20-DR PULSECORE

获取价格

2.5V CMOS 1-TO-10 CLOCK DRIVER
PCS2P20807AG-20-DT PULSECORE

获取价格

2.5V CMOS 1-TO-10 CLOCK DRIVER
PCS2P2305NZ PULSECORE

获取价格

3.3V 1:5 Clock Buffer
PCS2P2305NZ ONSEMI

获取价格

3.3V 1:5 Clock Buffer
PCS2P2305NZF-08-SR PULSECORE

获取价格

3.3V 1:5 Clock Buffer