PCA9564

更新时间： 2024-02-13 20:02:23

品牌	Logo	应用领域
恩智浦 - NXP		总线控制器
页数	文件大小	规格书
31页	222K
描述
Parallel bus to I2C-bus controller

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

PCA9564 技术参数

生命周期：	Obsolete	零件包装代码：	WAFER
包装说明：	DIE, WAFER	Reach Compliance Code：	unknown
风险等级：	5.77	地址总线宽度：	2
总线兼容性：	8049; 8051; 6800; 68000; Z80	外部数据总线宽度：	8
JESD-30 代码：	X-XUUC-N	最高工作温度：	85 °C
最低工作温度：	-40 °C	封装主体材料：	UNSPECIFIED
封装代码：	DIE	封装等效代码：	WAFER
封装形状：	UNSPECIFIED	封装形式：	UNCASED CHIP
电源：	2.5/3.3 V	认证状态：	Not Qualified
子类别：	Bus Controllers	最大压摆率：	6 mA
最大供电电压：	3.6 V	最小供电电压：	2.3 V
标称供电电压：	2.5 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子形式：	NO LEAD	端子位置：	UPPER
uPs/uCs/外围集成电路类型：	BUS CONTROLLER, I2C	Base Number Matches：	1

PCA9564 数据手册

Philips Semiconductors

Product data

Parallel bus to I²C-bus controller

PCA9564

PIN CONFIGURATION — SO, TSSOP

PIN CONFIGURATION — HVQFN

D1 D0

SDA

15 SCL

SDA

SCL

RESET

INT

RESET

INT

DNU GND WR RD CE

)

DNU

TOP VIEW

su01665

su01485

PIN CONFIGURATION

PIN NUMBER

TYPE

SO, TSSOP

HVQFN

SYMBOL

NAME AND FUNCTION

1, 2, 3, 4, 5,

6, 7, 8

1, 2, 3, 4,

5, 18, 19,

D0-D7

I/O

Data Bus: Bi-directional 3-State data bus used to transfer commands, data and status

between the controller and the CPU. D0 is the least significant bit.

DNU

Do not use: must be left floating (pulled low internally)

Ground

Pwr

Write Strobe: When LOW and CE is also LOW, the contents of the data bus is loaded into

the addressed register. The transfer occurs on the rising edge of the signal.

Read Strobe: When LOW and CE is also LOW, causes the contents of the addressed

Chip Enable: Active-LOW input signal. When LOW, data transfers between the CPU and

the controller are enabled on D0-D7 as controlled by the WR, RD and A0-A1 inputs.

When HIGH, places the D0-D7 lines in the 3-State condition.

14, 15

11, 12

A0, A1

Address Inputs: Selects the controller internal registers and ports for read/write

operations.

INT

Interrupt Request: Active-LOW, open-drain, output. This pin requires a pull-up device.

RESET

SCL

Reset: A LOW level clears internal registers resets the I C state machine.

I/O

Pwr

I C-bus serial clock input/output (open-drain).

SDA

I C-bus serial data input/output (open-drain).

Power Supply: 2.3 to 3.6 V

2003 Apr 02

1 234 5 6 7...31

下载PDF

与PCA9564相关器件

型号	品牌	描述	获取价格	数据表
PCA9564_06	NXP	Parallel bus to I2C-bus controller	获取价格
PCA9564BS	NXP	Parallel bus to I2C-bus controller	获取价格
PCA9564D	NXP	Parallel bus to I2C-bus controller	获取价格
PCA9564D,118	NXP	PCA9564 - Parallel bus to I2C-bus controller SOP 20-Pin	获取价格
PCA9564N	NXP	Parallel bus to I2C-bus controller	获取价格
PCA9564N,112	NXP	PCA9564 - Parallel bus to I2C-bus controller DIP 20-Pin	获取价格