5秒后页面跳转
PCA9536DP/DG,118 PDF预览

PCA9536DP/DG,118

更新时间: 2024-01-17 23:01:56
品牌 Logo 应用领域
恩智浦 - NXP PC光电二极管外围集成电路
页数 文件大小 规格书
22页 183K
描述
PCA9536 - 4-bit I2C-bus and SMBus I/O port TSSOP 8-Pin

PCA9536DP/DG,118 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:TSSOP, TSSOP8,.19
针数:8Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:7.81
JESD-30 代码:S-PDSO-G8JESD-609代码:e4
长度:3 mm湿度敏感等级:1
位数:4I/O 线路数量:4
端口数量:1端子数量:8
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP8,.19封装形状:SQUARE
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:2.5/5 V认证状态:Not Qualified
座面最大高度:1.1 mm子类别:Parallel IO Port
最大供电电压:5.5 V最小供电电压:2.3 V
标称供电电压:3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3 mm
uPs/uCs/外围集成电路类型:PARALLEL IO PORT, GENERAL PURPOSEBase Number Matches:1

PCA9536DP/DG,118 数据手册

 浏览型号PCA9536DP/DG,118的Datasheet PDF文件第2页浏览型号PCA9536DP/DG,118的Datasheet PDF文件第3页浏览型号PCA9536DP/DG,118的Datasheet PDF文件第4页浏览型号PCA9536DP/DG,118的Datasheet PDF文件第6页浏览型号PCA9536DP/DG,118的Datasheet PDF文件第7页浏览型号PCA9536DP/DG,118的Datasheet PDF文件第8页 
PCA9536  
NXP Semiconductors  
4-bit I2C-bus and SMBus I/O port  
6.1.3 Register 1 - Output Port register  
This register reflects the outgoing logic levels of the pins defined as outputs by Register 3.  
Bit values in this register have no effect on pins defined as inputs. Reads from this register  
return the value that is in the flip-flop controlling the output selection, not the actual pin  
value.  
‘Not used’ bits can be programmed with either logic 0 or logic 1.  
Table 5.  
Register 1 - Output Port register bit description  
Legend: * default value  
Bit  
7
Symbol  
O7  
Access  
Value  
1*  
Description  
R
R
R
R
R
R
R
R
not used  
6
O6  
1*  
5
O5  
1*  
4
O4  
1*  
3
O3  
1*  
reflects outgoing logic levels of pins defined as  
outputs by Register 3  
2
O2  
1*  
1
O1  
1*  
0
O0  
1*  
6.1.4 Register 2 - Polarity Inversion register  
This register allows the user to invert the polarity of the Input Port register data. If a bit in  
this register is set (written with ‘1’), the corresponding Input Port data is inverted. If a bit in  
this register is cleared (written with a ‘0’), the Input Port data polarity is retained.  
‘Not used’ bits can be programmed with either logic 0 or logic 1.  
Table 6.  
Register 2 - Polarity Inversion register bit description  
Legend: * default value  
Bit  
7
Symbol  
N7  
Access  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
Value  
0*  
Description  
not used  
6
N6  
0*  
5
N5  
0*  
4
N4  
0*  
3
N3  
0*  
inverts polarity of Input Port register data  
0 = Input Port register data retained (default  
value)  
2
N2  
0*  
1
N1  
0*  
1 = Input Port register data inverted  
0
N0  
0*  
PCA9536_5  
© NXP B.V. 2010. All rights reserved.  
Product data sheet  
Rev. 05 — 25 January 2010  
5 of 22  
 
 

与PCA9536DP/DG,118相关器件

型号 品牌 描述 获取价格 数据表
PCA9536DR TI REMOTE 4-BIT I2C AND SMBus I/O EXPANDER WITH CONFIGURATION REGISTERS

获取价格

PCA9536DRG4 TI REMOTE 4-BIT I2C AND SMBus I/O EXPANDER WITH CONFIGURATION REGISTERS

获取价格

PCA9536DT TI REMOTE 4-BIT I2C AND SMBus I/O EXPANDER WITH CONFIGURATION REGISTERS

获取价格

PCA9536TK NXP 4-bit I2C-bus and SMBus I/O port

获取价格

PCA9536YZPR TI REMOTE 4-BIT I2C AND SMBus I/O EXPANDER WITH CONFIGURATION REGISTERS

获取价格

PCA9537 NXP 4-bit I2C and SMBus low power I/O port with interrupt and reset

获取价格