Philips Semiconductors
Product data
Glue chip 4
PCA9504A
PIN DESCRIPTION CONTINUED
PIN(S)
SYMBOL
FUNCTION
VSYNCH input from chipset video
50
51
52
53
3I
VSYNC_3V
HSYNC_5V
VSYNC_5V
5O
5O
AI
HSYNCH output to monitor
VSYNCH output to monitor
V
CCP
_VREF
Analog voltage reference for determining INIT/A20M input thresh-
olds
54
3IV/3O
STRAP
Strapping option for GP or FLUSH mode (internal pull-up resistor)
Note 1
55
5I
GP3_IN
Generic logic gate 3 input
Generic logic gate 3 output
56
5V OD
GP3_OUT
NOTE:
1. The pin is internally pulled up to default to FLUSH mode.
TYPE DESCRIPTION
3I
3.3 V input signal
3IU
5I
3.3 V input signal with internal pull-up
5 V input signal
5IU
5ID
P
5 V input signal with internal pull-up
5 V input signal with internal pull-down
Power (input)
G
Ground (input)
3O
3.3 V output signal
5O
5 V output signal
3V OD
5V OD
AO
3.3 V open-drain output signal
5 v open-drain output signal
Analog output
AI
Analog input
3IOD
5IOD
REFL
3.3 V input/output open-drain
5 V input/output open-drain
Input voltage levels referenced to V
_VREF
CCP
FUNCTION TABLES
Strapping Selection Pin
1
1
STRAP (pin 54)
MODE
PIN NAME & (PIN NUMBER)
1 No connect
1 No connect
1 No connect
1 No connect
1 No connect
0 GND
FLUSH
FLUSH
FLUSH
FLUSH
FLUSH
GP
GPO_FLUSH_CACHE (4)
A20M (5)
INIT (6)
FLUSH_OUT_CPU (7)
INIT_OUT (8)
GP2_IN (4)
0 GND
GP
GP1_INB (5)
GP1_INA (6)
GP1_OUT (7)
GP2_OUT (8)
0 GND
GP
0 GND
GP
0 GND
GP
NOTE:
1. The pin is internally pulled up to default to FLUSH mode.
4
2004 May 11