Datasheet > P520-10DC

P520-10DC

更新时间： 2024-09-30 03:43:47

品牌	Logo	应用领域
PLL		石英晶振压控振荡器
页数	文件大小	规格书
8页	242K
描述
Low Phase Noise VCXO with multipliers (for 65-130MHz Fund Xtal)

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

P520-10DC 数据手册

PLL520-10

Low Phase Noise VCXO with multipliers (for 65-130MHz Fund Xtal)

FEATURES

DIE CONFIGURATION

65 mil

•

65MHz to 130MHz Fundamental Mode Crystal.

Output range: 65MHz – 800MHz (selectable 1x,

2x, 4x and 8x multipliers).

(1550,1475)

24 23 22 21

•

Low Injection Power for crystal 50uW.

Available outputs: PECL, LVDS, or CMOS (High

Drive (30mA) or Standard Drive (10mA) output).

Integrated variable capacitors.

Supports 3.3V-Power Supply.

Available in die form.

GNDBUF

XIN

CMOS

LVDSB

PECLB

Die ID:

A1313-13A

•

XOUT

SEL3^

Thickness 10 mil.

VDDBUF

SEL2^

DESCRIPTION

PECL

CTRL

LVDS

C502A

PLL520-10 is a VCXO IC specifically designed to

pull frequency fundamental crystals from 65MHz to

130MHz, with an integrated Phase Locked Loop for

selectable 1x (no PLL), 2x, 4x or 8x multipliers. Its

design was optimized to tolerate higher limits of

interelectrode capacitance and bonding capacitance

to improve yield. It achieves very low current into the

crystal resulting in better overall stability. Its internal

varicaps allow an on chip frequency pulling,

controlled by the VCON input.

VCON

OE_SEL^

(0,0)

DIE SPECIFICATIONS

Name

Value

Size

62 x 65 mil

GND

Reverse side

BLOCK DIAGRAM

Pad dimensions

Thickness

80 micron x 80 micron

10 mil

SEL

OUTPUT SELECTION AND ENABLE

OUTSEL1

(Pad #18)

OUTSEL0

PLL

Selected Output

(Pad #25)

Oscillator

Amplifier

(Phase

Locked

Loop)

VCON

High Drive CMOS

Standard CMOS

LVDS

X+

X-

integrated

varicaps

PECL (default)

PLL by-pass

PLL520-10

OE_SELECT

(Pad #9)

OE_CTRL

(Pad #30)

State

Tri-state

1 (Default) Output enabled

0 (Default) Output enabled

1 (Default)

Tri-state

Pad #9: Bond to GND to set to “0”, bond to VDD to set to “1”

Pad #30: Logical states defined by PECL levels if OE_SELECT (pad

#9) is “1”

Logical states defined by CMOS levels if OE_SELECT is “0”

47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 09/20/04 Page 1

12 3 4 5 6 7 8

中文翻译

下载PDF

与P520-10DC相关器件

型号	品牌	获取价格	描述	数据表
P520-17OC	PLL	获取价格	Low Phase Noise VCXO with multipliers (for 65-130MHz Fund Xtal)
P520-17SC	PLL	获取价格	Low Phase Noise VCXO with multipliers (for 65-130MHz Fund Xtal)
P520-18OC	PLL	获取价格	Low Phase Noise VCXO with multipliers (for 65-130MHz Fund Xtal)
P520-18SC	PLL	获取价格	Low Phase Noise VCXO with multipliers (for 65-130MHz Fund Xtal)
P520-19OC	PLL	获取价格	Low Phase Noise VCXO with multipliers (for 65-130MHz Fund Xtal)
P520-19SC	PLL	获取价格	Low Phase Noise VCXO with multipliers (for 65-130MHz Fund Xtal)
P5201TR	ETAL	获取价格	Digital Isolation Transformer
P5202	ETAL	获取价格	Digital Isolation Transformer
P520-28OC	PLL	获取价格	Low Phase Noise VCXO (for 120-200MHz Fund Xtal)
P520-28QC	PLL	获取价格	Low Phase Noise VCXO (for 120-200MHz Fund Xtal)