5秒后页面跳转
NLU2G17CMUTCG PDF预览

NLU2G17CMUTCG

更新时间: 2024-01-23 13:30:21
品牌 Logo 应用领域
安森美 - ONSEMI 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
8页 79K
描述
Dual Non-Inverting Schmitt-Trigger Buffer

NLU2G17CMUTCG 技术参数

是否无铅: 不含铅生命周期:Active
零件包装代码:DFN包装说明:VSON, SOLCC6,.04,14
针数:6Reach Compliance Code:compliant
HTS代码:8542.39.00.01Factory Lead Time:5 weeks
风险等级:5.7系列:2G
JESD-30 代码:S-PDSO-N6长度:1 mm
负载电容(CL):50 pF逻辑集成电路类型:BUFFER
最大I(ol):0.004 A湿度敏感等级:1
功能数量:2输入次数:1
端子数量:6最高工作温度:125 °C
最低工作温度:-55 °C封装主体材料:PLASTIC/EPOXY
封装代码:VSON封装等效代码:SOLCC6,.04,14
封装形状:SQUARE封装形式:SMALL OUTLINE, VERY THIN PROFILE
包装方法:TAPE AND REEL电源:1.8/5 V
Prop。Delay @ Nom-Sup:20.5 ns传播延迟(tpd):20.5 ns
认证状态:Not Qualified施密特触发器:YES
座面最大高度:0.55 mm子类别:Gates
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Nickel/Gold/Palladium (Ni/Au/Pd)端子形式:NO LEAD
端子节距:0.35 mm端子位置:DUAL
宽度:1 mmBase Number Matches:1

NLU2G17CMUTCG 数据手册

 浏览型号NLU2G17CMUTCG的Datasheet PDF文件第2页浏览型号NLU2G17CMUTCG的Datasheet PDF文件第3页浏览型号NLU2G17CMUTCG的Datasheet PDF文件第4页浏览型号NLU2G17CMUTCG的Datasheet PDF文件第5页浏览型号NLU2G17CMUTCG的Datasheet PDF文件第6页浏览型号NLU2G17CMUTCG的Datasheet PDF文件第7页 
NLU2G17  
Dual Non-Inverting  
Schmitt-Trigger Buffer  
The NLU2G17 MiniGatet is an advanced high−speed CMOS dual  
non−inverting Schmitt−trigger buffer in ultra−small footprint.  
The NLU2G17 input and output structures provide protection when  
voltages up to 7.0 V are applied, regardless of the supply voltage.  
The NLU2G17 can be used to enhance noise immunity or to square  
up slowly changing waveforms.  
www.onsemi.com  
MARKING  
DIAGRAMS  
Features  
UDFN6  
1.0 x 1.0  
CASE 517BX  
High Speed: t = 4.0 ns (Typ) @ V = 5.0 V  
PD  
CC  
M
Low Power Dissipation: I = 1 mA (Max) at T = 25°C  
CC  
A
1
Power Down Protection Provided on inputs  
Balanced Propagation Delays  
UDFN6  
1.2 x 1.0  
CASE 517AA  
AM  
M
Overvoltage Tolerant (OVT) Input and Output Pins  
Ultra−Small Packages  
1
These are Pb−Free Devices  
UDFN6  
1.45 x 1.0  
CASE 517AQ  
IN A1  
GND  
IN A2  
1
2
3
6
5
OUT Y1  
1
ULLGA6  
1.45 x 1.0  
CASE 613AF  
AM  
V
CC  
1
M
= Date Code  
4
OUT Y2  
Figure 1. Pinout (Top View)  
ORDERING INFORMATION  
See detailed ordering and shipping information on page 4 of  
this data sheet.  
1
IN A1  
IN A2  
OUT Y1  
OUT Y2  
1
Figure 2. Logic Symbol  
PIN ASSIGNMENT  
1
2
3
4
5
6
IN A1  
GND  
FUNCTION TABLE  
IN A2  
A
Y
OUT Y2  
V
CC  
L
L
H
H
OUT Y1  
© Semiconductor Components Industries, LLC, 2016  
1
Publication Order Number:  
July, 2016 − Rev. 9  
NLU2G17/D  

NLU2G17CMUTCG 替代型号

型号 品牌 替代类型 描述 数据表
NLX2G17AMX1TCG ONSEMI

完全替代

Dual Schmitt-Trigger Buffer
NLU2G17CMX1TCG ONSEMI

完全替代

Dual Non-Inverting Schmitt-Trigger Buffer

与NLU2G17CMUTCG相关器件

型号 品牌 获取价格 描述 数据表
NLU2G17CMX1TCG ONSEMI

获取价格

Dual Non-Inverting Schmitt-Trigger Buffer
NLU2G17MUTCG ONSEMI

获取价格

Dual Non-Inverting Schmitt-Trigger Buffer
NLU2GU04 ONSEMI

获取价格

Dual Unbuffered Inverter
NLU2GU04AMUTCG ONSEMI

获取价格

2G SERIES, DUAL 1-INPUT INVERT GATE, PDSO6, 1.45 X 1 MM, 0.50 MM PITCH, LEAD FREE, UDFN-6
NLU2GU04AMX1TCG ONSEMI

获取价格

Dual Unbuffered Inverter
NLU2GU04BMX1TCG ONSEMI

获取价格

Dual Unbuffered Inverter
NLU2GU04CMUTCG ONSEMI

获取价格

2G SERIES, DUAL 1-INPUT INVERT GATE, PDSO6, 1 X 1 MM, 0.35 MM PITCH, LEAD FREE, UDFN-6
NLU2GU04CMX1TCG ONSEMI

获取价格

Dual Unbuffered Inverter
NLU2GU04MUTCG ONSEMI

获取价格

Dual Unbuffered Inverter
NLU3G14 ONSEMI

获取价格

Triple Schmitt-Trigger Inverter