5秒后页面跳转
MTBB0P10J3 PDF预览

MTBB0P10J3

更新时间: 2022-12-17 02:12:59
品牌 Logo 应用领域
全宇昕 - CYSTEKEC /
页数 文件大小 规格书
7页 303K
描述
P-Channel Logic Level Enhancement Mode Power MOSFET

MTBB0P10J3 数据手册

 浏览型号MTBB0P10J3的Datasheet PDF文件第2页浏览型号MTBB0P10J3的Datasheet PDF文件第3页浏览型号MTBB0P10J3的Datasheet PDF文件第4页浏览型号MTBB0P10J3的Datasheet PDF文件第5页浏览型号MTBB0P10J3的Datasheet PDF文件第6页浏览型号MTBB0P10J3的Datasheet PDF文件第7页 
Spec. No. : C732J3  
Issued Date : 2009.07.07  
Revised Date :  
CYStech Electronics Corp.  
Page No. : 1/7  
P-Channel Logic Level Enhancement Mode Power MOSFET  
BVDSS  
-100V  
-10A  
MTBB0P10J3  
ID  
205mΩ  
RDSON(MAX)  
Features  
Low Gate Charge  
Simple Drive Requirement  
Pb-free lead plating & Halogen-free package  
Equivalent Circuit  
Outline  
MTBB0P10J3  
TO-252  
GGate DDrain  
SSource  
G D S  
Absolute Maximum Ratings (TC=25°C, unless otherwise noted)  
Parameter  
Symbol  
Limits  
Unit  
Drain-Source Voltage  
Gate-Source Voltage  
Continuous Drain Current @ TC=25°C  
Continuous Drain Current @ TC=100°C  
Pulsed Drain Current *1  
VDS  
VGS  
ID  
-100  
±20  
-10  
-7  
-40  
-12  
7.2  
3.6  
35  
V
ID  
A
IDM  
IAS  
EAS  
EAR  
Avalanche Current  
Avalanche Energy @ L=0.1mH, ID=-12A, RG=25Ω  
Repetitive Avalanche Energy @ L=0.05mH *2  
Total Power Dissipation @TC=25℃  
Total Power Dissipation @TC=100℃  
Operating Junction and Storage Temperature Range  
mJ  
Pd  
W
15  
-55~+175  
Tj, Tstg  
°C  
.
Note : *1 Pulse width limited by maximum junction temperature  
*2. Duty cycle 1%  
MTBB0P10J3  
CYStek Product Specification  

与MTBB0P10J3相关器件

型号 品牌 描述 获取价格 数据表
MTBB0P10L3 CYSTEKEC P-Channel Logic Level Enhancement Mode Power MOSFET

获取价格

MTBB0P10L3_18 CYSTEKEC P-Channel Enhancement Mode Power MOSFET

获取价格

MTBB0P10L3-0-T3-G CYSTEKEC P-Channel Enhancement Mode Power MOSFET

获取价格

MTBC7N10K3 CYSTEKEC 100V N-Channel Enhancement Mode MOSFET

获取价格

MTBC7N10K3-0-BM-G CYSTEKEC 100V N-Channel Enhancement Mode MOSFET

获取价格

MTBC7N10K3-0-TB-G CYSTEKEC 100V N-Channel Enhancement Mode MOSFET

获取价格