Datasheet > MT8924ASR

MT8924ASR

更新时间： 2024-01-21 21:21:03

品牌	Logo	应用领域
加拿大卓联 - ZARLINK		电信光电二极管电信集成电路
页数	文件大小	规格书
16页	320K
描述
Conferencing Circuit, CMOS, PDSO24, PLASTIC, SOIC-24

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

MT8924ASR 技术参数

生命周期：	Obsolete	包装说明：	SOP,
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.84	JESD-30 代码：	R-PDSO-G24
JESD-609代码：	e0	长度：	15.4 mm
功能数量：	1	端子数量：	24
最高工作温度：	70 °C	最低工作温度：
封装主体材料：	PLASTIC/EPOXY	封装代码：	SOP
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE
认证状态：	Not Qualified	座面最大高度：	2.65 mm
标称供电电压：	5 V	表面贴装：	YES
技术：	CMOS	电信集成电路类型：	CONFERENCING CIRCUIT
温度等级：	COMMERCIAL	端子面层：	TIN LEAD
端子形式：	GULL WING	端子节距：	1.27 mm
端子位置：	DUAL	宽度：	7.4 mm
Base Number Matches：	1

MT8924ASR 数据手册

Preliminary Information

MT8924

Pin Description (continued)

Pin #

Name

Description

F0i

Frame Pulse (Input). This is an 8 kHz active low input used for frame synchronization of the

PCM bit stream. The ﬁrst falling edge of Cki following the falling edge of frame pulse F0i

determines the start of a new frame and must correspond to the ﬁrst bit of the ﬁrst channel.

When PCM frames of 1544 kbit/s are used, the rising edge of F0i must correspond to the

Extra (193rd) bit.

Cki

Clock (Input). This signal is the timing reference used for all internal operations. The PCM

bit cell boundaries lie on the alternate falling edges of this clock. The maximum allowable

clock frequency is 4096 kHz.

Cko

Clock (Output). This pin provides the master clock for a digital crosspoint switch (e.g.,

MT898x series, or the MT9080, MT9085 combination). Normally the signal on this pin is

identical to Cki. When Extra bit operating mode is selected (see Instruction 5), the ﬁrst two

cycles of the master clock are suppressed (see Figure 10). This feature allows the MT8924

to operate in 1544 kbit/s systems.

DST_i

ST-BUS Serial Input. This pin accepts the serial PCM input stream at a maximum allowable

bit rate of 2048 kbit/s. In normal operation the ﬁrst bit of the ﬁrst channel is deﬁned by the

rising edge of Cki following the falling edge of frame pulse F0i. When Extra bit operating

mode is selected, the ﬁrst bit of the ﬁrst channel deﬁnes the extra bit.

A/µ

A/µ - Law Select Input. When A/µ is High, A-Law is selected, and when A/µ is Low, µ-Law is

selected. The companding law selection must be done before initializing the device using the

RESET pin.

V_SS

Negative Power Supply Voltage. Nominally 0 Volts.

channel N+1, frame M and subtracted during the

Functional Description

second half of channel N-1, frame M+1. After Linear-

to-PCM conversion the subtraction result goes to the

parallel-to-serial converter, and appears at the

output on the N+1 channel, M+1 frame with respect

to the corresponding sending party information (see

Figure 4).

The MT8924 is a device designed to provide

conferencing in a digital switching system in any

combination for up to all 32 channels of a 2048 kbit/s

ST-BUS stream (see Figure 3).

The information of channel N, frame M is ﬁrst

converted to Linear PCM and then added to the

signal from other conferencees during the ﬁrst half of

To a microprocessor the MT8924 appears as a

memory mapped peripheral device that can be

controlled by a set of six instructions. These

commands can be used to establish or cancel

conferences between the PCM channels and also to

transmit control messages on speciﬁc operating

modes. The microprocessor can initiate and receive

status messages or check conference connections

that are currently in operation.

Microcontroller

STi0

STo0

MT8980/81/82

Digital Switch

Output

Input

STix-1

STox-1

Information

B+C A+C A+B

STix

STox

DSTo

DSTi

MT8924

N+1 N+2 N+3

N+1 N+2

MT8924

PCM Conference

Circuit (PCC)

Output Channels

Frame M+1

Input Channels

Frame M

Figure 4 - Input/Output Channel Relationship

Figure 3 -Typical Conference Connection

8-5

1 2 345 6 7...16

下载PDF

与MT8924ASR相关器件

型号	品牌	描述	获取价格	数据表
MT8926	MITEL	ISO-CMOS ST-BUS⑩ FAMILY T1 Performance Monito	获取价格
MT8926AE	ZARLINK	Telecom Circuit, 1-Func, CMOS, PDIP28, PLASTIC, DIP-28	获取价格
MT8926AE	MITEL	ISO-CMOS ST-BUS⑩ FAMILY T1 Performance Monito	获取价格
MT8926AP	MITEL	ISO-CMOS ST-BUS⑩ FAMILY T1 Performance Monito	获取价格
MT8926AP	ZARLINK	Telecom Circuit, 1-Func, CMOS, PQCC28, PLASTIC, LCC-28	获取价格
MT8926APR	MICROSEMI	SPECIALTY TELECOM CIRCUIT, PQCC28, PLASTIC, LCC-28	获取价格

与MT8924ASR相关文章

STM32F030C6芯片介绍：主要参数分析、引脚配置说明、功耗及封装
2024-05-11

3
PCF8591数据手册解读：参数、引脚说明
2024-05-11

5
一文带你了解ss8050参数、引脚配置、应用指南
2024-05-11

4
深入解析AD7606高性能多通道模数转换器：资料手册参数分析
2024-05-10

7

产品中心

服务支持

精选活动

关于我们

帮助中心

MT8924ASR

MT8924ASR 技术参数

MT8924ASR 数据手册

与MT8924ASR相关器件

与MT8924ASR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MT8924ASR

MT8924ASR 技术参数

MT8924ASR 数据手册

与MT8924ASR相关器件

与MT8924ASR相关文章

您还可以找

您在本页遇到什么问题？