5秒后页面跳转
MSM7580 PDF预览

MSM7580

更新时间: 2024-01-28 05:30:11
品牌 Logo 应用领域
冲电气 - OKI 转换器PC
页数 文件大小 规格书
18页 207K
描述
ITU-T G.721 ADPCM TRANSCODER

MSM7580 技术参数

生命周期:Transferred零件包装代码:SOIC
包装说明:SOP,针数:28
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.42其他特性:FULL DUPLEX
压伸定律:A/MU-LAW滤波器:NO
JESD-30 代码:R-PDSO-G28长度:18.5 mm
功能数量:1端子数量:28
工作模式:SYNCHRONOUS最高工作温度:80 °C
最低工作温度:-30 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE认证状态:Not Qualified
座面最大高度:2.5 mm最大压摆率:10 mA
标称供电电压:5 V表面贴装:YES
电信集成电路类型:ADPCM CODEC温度等级:COMMERCIAL EXTENDED
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL宽度:8.8 mm
Base Number Matches:1

MSM7580 数据手册

 浏览型号MSM7580的Datasheet PDF文件第3页浏览型号MSM7580的Datasheet PDF文件第4页浏览型号MSM7580的Datasheet PDF文件第5页浏览型号MSM7580的Datasheet PDF文件第7页浏览型号MSM7580的Datasheet PDF文件第8页浏览型号MSM7580的Datasheet PDF文件第9页 
¡ Semiconductor  
MSM7580  
SYNCA1 , SYNCA2  
Synchronous signal input pins.  
SYNCA1 and SYNCA 2 control the ADPCM data input/output timing for Channel 1 (SIA1,  
SOA1) and Channel 2 (SIA2, SOA2), respectivery.  
The ADPCM data can be input or output with timing other than the PCM data interface.  
Therefore PCM and ADPCM interfaces can be used at a mutually independent timing except  
some timing.  
Since master clocks are generated by the internal PLL using SYNCA, a synchronous signal  
should be input to there pins.  
Note: When PCM and ADPCM data interfaces are used at a mutually independent timing, the  
timing described in "Notes on Usage" should not be used.  
DET1, DET2  
Special ADPCM input data pattern detect pins.  
When a 4-bit continuous "0" pattern at the ADPCM input pins Channel 1 (STA1) and Channel 2  
(SIA2) is detected, DET1 and DET2 go from a digital "0" to a digital "1" state.  
A digital "1" is output at the rising edge of the clock.  
The fourth data bit (LSB) is clocked into the register by the bit clock (BCLKA) and the held there  
until the rising edge in the next time frame.  
When detecting the special data pattern in the next time frame, the digital "1" on the pins DET  
(1, 2) is remains. When the THR1 pin or THR2 pin is at digital "1" level, the functions of these pins  
are invalid.  
RES1, RES2  
Algorithm reset signal input pins for Channel 1 (RES1) and Channel 2 (RES2).  
When a digital “0” is applied, the entire transcoder goes to its initial state.  
This reset is defined by ITU-T G.721 and is an optional reset.  
BCLKA  
Bit clock input pin used to define the data transmission speed at the ADPCM interface.  
This pin can be used for Channels 1 and 2, which allows the ADPCM data interface speed to be  
defined differently than the PCM data interface speed.  
V
DD  
Power supply.  
The device must operate at +5 V ±10%.  
6/17  

与MSM7580相关器件

型号 品牌 描述 获取价格 数据表
MSM7580GS-K OKI 暂无描述

获取价格

MSM7581 OKI ITU-T G.721 4ch ADPCM TRANSCODER

获取价格

MSM7581TS-K OKI 暂无描述

获取价格

MSM7582 OKI pie/4 Shift QPSK MODEM

获取价格

MSM7582B OKI pie/4 Shift QPSK MODEM

获取价格

MSM7582TS-K OKI Modem, 384kbps Data, CMOS, PDSO32, 8 X 14 MM, 0.50 MM PITCH, PLASTIC, TSOP1-32

获取价格