Datasheet > MPXR2005VMM80R

MPXR2005VMM80R

更新时间： 2024-02-04 03:23:02

品牌	Logo	应用领域
飞思卡尔 - FREESCALE		微控制器
页数	文件大小	规格书
30页	137K
描述
32-bit Power ArchitectureÂ® Microcontrollers for Highly Reliable

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MPXR2005VMM80R 数据手册

Developer Support

The development support provided includes program trace, data trace, watchpoint trace, ownership trace,

run-time access to the MCUs internal memory map and access to the Power Architecture internal

registers during halt. The Nexus interface also supports a JTAG only mode using only the JTAG pins. The

following features are implemented:

•

Full and reduced port modes

MCKO (message clock out) pin

4 or 12 MDO (message data out) pins

2 MSEO (message start/end out) pins

EVTO (event out) pin

— Auxiliary input port

•

EVTI (event in) pin

5-pin JTAG port (JCOMP, TDI, TDO, TMS, and TCK)

— Supports JTAG mode

•

Host processor (e200) development support features

— Data trace via data write messaging (DWM) and data read messaging (DRM). This allows the

development tool to trace reads or writes, or both, to selected internal memory resources.

— Ownership trace via ownership trace messaging (OTM). OTM facilitates ownership trace by

providing visibility of which process ID or operating system task is activated. An ownership

trace message is transmitted when a new process/task is activated, allowing development tools

to trace ownership flow.

— Program trace via branch trace messaging (BTM). Branch trace messaging displays program

flow discontinuities (direct branches, indirect branches, exceptions, etc.), allowing the

development tool to interpolate what transpires between the discontinuities. Thus, static code

may be traced.

— Watchpoint messaging (WPM) via the auxiliary port

— Watchpoint trigger enable of program and/or data trace messaging

— Data tracing of instruction fetches via private opcodes

Developer Support

This family of MCUs is suppported by Freescale's Tower Development System as well as a broad set of

advanced debug and runtime software:

•

CodeWarrior

FreeMaster

MQX

RAppID Init

RAppID Toolbox

1. 4 MDO pins on 144 LQFP package, 12 MDO pins on 257 MAPBGA package.

PXS20 Product Brief, Rev. 1

Freescale Semiconductor

1...24 25 262728 29 30

中文翻译

下载PDF

与MPXR2005VMM80R相关器件

型号	品牌	获取价格	描述	数据表
MPXR2005VVU120R	FREESCALE	获取价格	PXD20 Microcontroller
MPXR2005VVU80R	FREESCALE	获取价格	PXD20 Microcontroller
MPXR2010VLQ120R	FREESCALE	获取价格	32-bit Power ArchitectureÂ® Microcontrollers
MPXR2010VLQ80R	FREESCALE	获取价格	32-bit Power ArchitectureÂ® Microcontrollers
MPXR2010VLT120R	FREESCALE	获取价格	PXD20 Microcontroller
MPXR2010VLT80R	FREESCALE	获取价格	PXD20 Microcontroller
MPXR2010VLU120R	FREESCALE	获取价格	PXD20 Microcontroller
MPXR2010VLU80R	FREESCALE	获取价格	PXD20 Microcontroller
MPXR2010VMM120R	FREESCALE	获取价格	PXS20 Microcontroller
MPXR2010VMM80R	FREESCALE	获取价格	32-bit Power ArchitectureÂ® Microcontrollers