5秒后页面跳转
ML7029 PDF预览

ML7029

更新时间: 2024-02-02 21:12:55
品牌 Logo 应用领域
冲电气 - OKI PC
页数 文件大小 规格书
29页 162K
描述
Multifunction ADPCM CODEC

ML7029 技术参数

生命周期:Obsolete零件包装代码:SSOP
包装说明:SSOP, SSOP30,.3针数:30
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.34压伸定律:MU-LAW
滤波器:YES最大增益公差:1 dB
JESD-30 代码:R-PDSO-G30线性编码:NOT AVAILABLE
功能数量:1端子数量:30
最高工作温度:70 °C最低工作温度:-25 °C
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:SSOP30,.3封装形状:RECTANGULAR
封装形式:SMALL OUTLINE电源:3 V
认证状态:Not Qualified子类别:Codecs
最大压摆率:0.012 mA标称供电电压:3 V
表面贴装:YES技术:CMOS
电信集成电路类型:ADPCM CODEC温度等级:OTHER
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUALBase Number Matches:1

ML7029 数据手册

 浏览型号ML7029的Datasheet PDF文件第1页浏览型号ML7029的Datasheet PDF文件第2页浏览型号ML7029的Datasheet PDF文件第3页浏览型号ML7029的Datasheet PDF文件第5页浏览型号ML7029的Datasheet PDF文件第6页浏览型号ML7029的Datasheet PDF文件第7页 
FEDL7029-03  
OKI Semiconductor  
ML7029  
PIN FUNCTIONAL DESCRIPTIONS  
AIN–, GEX  
Transmit analog input and transmit level adjustment.  
AIN– is connected to the inverting input of the transmit amplifier. GSX is connected to the transmit amplifier  
output. During power-down mode, the GSX output is a high impedance state.  
VFRO  
Receive analog output. During power-down mode, the VFRO output is in a high impedance state.  
SG  
Analog signal ground.  
The output voltage of this pin is approximately 1.4 V. Put 10 µF plus 0.1 µF (ceramic type) bypass capacitors  
between this pin and AG. During power-down, this output voltage is 0 V. This pin should be used via a buffer if  
used externally.  
AG  
Analog ground.  
DG  
Digital ground.  
This ground is separated from the analog signal ground pin (AG). The DG pin must be kept as close as possible  
to AG on the PCB.  
Va  
Analog +3 V power supply.  
VD  
Digital +3 V power supply.  
This power supply is separated from the analog signal power supply pin (VA). The VD pin must be kept as close  
as possible to VA on the PCB.  
PDN  
Power-down and reset control input.  
A “0” level makes the IC enter a power-down state. At the same time, all control register data are reset to the  
initial state. Set this pin to “1” during normal operating mode. The power-down state is controlled by a logical  
OR with CR0-B5 of the control register. When using PDN for power-down and reset control, set CR0-B5 to  
digital “0”. The reset width (a “L” level period) should be 200 ns or more.  
Be sure to reset the control registers by executing this power down to keep this pin to digital “0”level for 200 ns  
or longer after the power is turned on and VDD exceeds 2.7 V.  
4/29  

与ML7029相关器件

型号 品牌 描述 获取价格 数据表
ML7029B OKI ADPCM Codec, PDSO30, 0.65 MM PITCH, PLASTIC, SSOP-30

获取价格

ML7033 OKI Dual-Channel Line Card CODEC

获取价格

ML7033GA OKI Dual-Channel Line Card CODEC

获取价格

ML7036-001GA OKI Telecom Circuit, 1-Func, PQFP56, 9 X 10 MM, 0.65 MM PITCH, PLASTIC, QFP-56

获取价格

ML7037-003TB OKI Telecom Circuit, PQFP64, 10 X 10 MM, 0.50 MM PITCH, PLASTIC, TQFP-64

获取价格

ML7041 OKI single-channel full duplex CODEC LSI device which performs mutual transcoding between the

获取价格