FEDL227XX-07
ML2272X-XXX/ML2276X-XXX
PIN DESCRIPTION (COMMON TO ALL PRODUCTS)
Initial value
Pin
1
Symbol
AIN
I/O
I
Description
(*1)
0
Input pin for speaker amplifier.
Input pin for testing.
2
TESTI0
I
0
Fix this pin to “L” level (DGND level). This pin has a pull-down resistor
built in.
Input pin for reset..
At the “L” level, the LSI enters initial state. During reset, the entire
circuitry stops and enters power down state. Input “L” level when
power is supplied. After the power supply voltage is stable, drive this
pin to “H” level. Then the entire circuitry can be powered up.
This pin has a pull-up resistor built in.
0
(*2)
3
RESETB
TESTO
I
Output pin for testing.
Leave this pin open.
4
O
I
Hi-Z
0
SEL0
SEL1
Memory bank switching pins.
6, 7
Fix these pins to “L” level when the memory bank function is not used.
Digital ground pin. Also serves as a ground pin for the internal
memory.
8, 14,
19, 26
DGND
—
—
Output pin for command processing status..
13
15
CBUSYB
O
I
1
0
This pin outputs “L” level during command processing. Any command
should be entered when this pin is “H” level.
Connect to the crystal or ceramic resonator.
A feedback resistor around 1 MΩ is built in between this pin and the
XTB pin. Use this pin if need to use an external clock.
If the resonator is used, connect it as close to this pin as possible.
Connects to the crystal or ceramic resonator.
When to use an external clock, leave this pin open.
If the resonator is used, connect it as close to this pin as possible.
Power supply pins for logic circuitry.
XT
16
XTB
O
1
17, 22
DVDD
—
—
Connect a capacitor of 0.1 µF or more between these pins and DGND
pins.
18, 20
21
N.C
—
—
—
0
No-connected pins. Leave these pins open.
Regulator output pin for internal logic circuitry.
Connect a capacitor recommended between this pin and DGND pin.
Regulator output pin for Built-in ROM.
Connect a capacitor recommended between this pin and DGND pin.
Input pin for testing.
VDDL
23
24
25
27
VDDR
TESTI1
SG
—
I
0
0
Fix this pin to “L” level (DGND level). This pin has a pull-down resistor
built in.
Reference voltage output pin for the speaker amplifier built-in.
Connect a capacitor recommended between this pin and DGND pin.
Power supply pin for the speaker amplifier.
Connect a bypass capacitor of 0.1F or more between this pin and
SPGND pin.
—
—
0
SPVDD
—
28
29
30
SPGND
SPP
—
O
O
—
0
Ground pin for the speaker amplifier.
Positive(+) output pin of the speaker amplifier built-in.
Serves as the LINE output (*3), if built-in speaker amplifier is not used.
Negative(-) output pin of the speaker amplifier built-in.
SPM
Hi-Z
5/73