5秒后页面跳转
MC74HC273 PDF预览

MC74HC273

更新时间: 2024-10-01 23:01:35
品牌 Logo 应用领域
安森美 - ONSEMI 触发器时钟
页数 文件大小 规格书
8页 199K
描述
OCTAL D FLIP FLOP WITH COMMON CLOCK AND RESET

MC74HC273 数据手册

 浏览型号MC74HC273的Datasheet PDF文件第2页浏览型号MC74HC273的Datasheet PDF文件第3页浏览型号MC74HC273的Datasheet PDF文件第4页浏览型号MC74HC273的Datasheet PDF文件第5页浏览型号MC74HC273的Datasheet PDF文件第6页浏览型号MC74HC273的Datasheet PDF文件第7页 
High–Performance Silicon–Gate CMOS  
The MC74HC273A is identical in pinout to the LS273. The device  
inputs are compatible with standard CMOS outputs; with pullup  
resistors, they are compatible with LSTTL outputs.  
http://onsemi.com  
This device consists of eight D flip–flops with common Clock and  
Reset inputs. Each flip–flop is loaded with a low–to–high transition of  
the Clock input. Reset is asynchronous and active low.  
MARKING  
DIAGRAMS  
20  
PDIP–20  
N SUFFIX  
CASE 738  
MC74HC273AN  
AWLYYWW  
Output Drive Capability: 10 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS and TTL  
Operating Voltage Range: 2.0 to 6.0 V  
Low Input Current: 1.0 µA  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
20  
1
1
20  
SOIC WIDE–20  
DW SUFFIX  
CASE 751D  
HC273A  
AWLYYWW  
20  
1
1
20  
Chip Complexity: 264 FETs or 66 Equivalent Gates  
HC  
273A  
ALYW  
TSSOP–20  
DT SUFFIX  
CASE 948E  
LOGIC DIAGRAM  
20  
1
2
3
Q0  
Q1  
Q2  
Q3  
Q4  
Q5  
Q6  
Q7  
D0  
D1  
D2  
D3  
D4  
D5  
D6  
D7  
1
5
6
4
A
= Assembly Location  
WL = Wafer Lot  
YY = Year  
7
8
9
DATA  
INPUTS  
NONINVERTING  
OUTPUTS  
WW = Work Week  
13  
14  
17  
18  
12  
15  
16  
19  
PIN ASSIGNMENT  
RESET  
Q0  
1
2
3
4
5
6
7
8
9
20  
V
CC  
19 Q7  
18 D7  
17 D6  
16 Q6  
15 Q5  
14 D5  
13 D4  
12 Q4  
11  
CLOCK  
D0  
PIN 20 = V  
CC  
PIN 10 = GND  
D1  
1
RESET  
Q1  
FUNCTION TABLE  
Q2  
Inputs  
Reset Clock  
Output  
D2  
D
Q
D3  
L
X
X
H
L
X
X
L
H
L
Q3  
H
H
H
H
GND 10  
11 CLOCK  
L
No Change  
No Change  
ORDERING INFORMATION  
Design Criteria  
Internal Gate Count*  
Value  
66  
Units  
ea  
Device  
Package  
PDIP–20  
Shipping  
1440 / Box  
38 / Rail  
MC74HC273AN  
Internal Gate Propagation Delay  
Internal Gate Power Dissipation  
Speed Power Product  
1.5  
ns  
MC74HC273ADW  
MC74HC273ADWR2  
MC74HC273ADT  
MC74HC273ADTR2  
SOIC–WIDE  
5.0  
µW  
pJ  
SOIC–WIDE 1000 / Reel  
TSSOP–20 75 / Rail  
.0075  
TSSOP–20 2500 / Reel  
*Equivalent to a two–input NAND gate.  
Semiconductor Components Industries, LLC, 2000  
1
Publication Order Number:  
May, 2000 – Rev. 9  
MC74HC273A/D  

与MC74HC273相关器件

型号 品牌 获取价格 描述 数据表
MC74HC273A ONSEMI

获取价格

Octal D Flip−Flop with Common Clock and Reset High−Performance Silicon−G
MC74HC273A_05 ONSEMI

获取价格

Octal D Flip−Flop with Common Clock and Reset High−Performance Silicon−G
MC74HC273A_11 ONSEMI

获取价格

Octal D Flip-Flop with Common Clock and Reset
MC74HC273ADT ONSEMI

获取价格

OCTAL D FLIP FLOP WITH COMMON CLOCK AND RESET
MC74HC273ADT ROCHESTER

获取价格

HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, LEAD FREE, TSSOP-2
MC74HC273ADT MOTOROLA

获取价格

Octal D Flip-Flop with Common Clock and Reset
MC74HC273ADTG ONSEMI

获取价格

Octal D Flip−Flop with Common Clock and Reset High−Performance Silicon−G
MC74HC273ADTR2 ONSEMI

获取价格

OCTAL D FLIP FLOP WITH COMMON CLOCK AND RESET
MC74HC273ADTR2G ONSEMI

获取价格

Octal D Flip−Flop with Common Clock and Reset High−Performance Silicon−G
MC74HC273ADW MOTOROLA

获取价格

Octal D Flip-Flop with Common Clock and Reset