5秒后页面跳转
MC7447AHX1333LB PDF预览

MC7447AHX1333LB

更新时间: 2024-01-07 11:02:28
品牌 Logo 应用领域
恩智浦 - NXP 时钟外围集成电路
页数 文件大小 规格书
56页 1285K
描述
RISC Microprocessor Hardware Specifications

MC7447AHX1333LB 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Transferred零件包装代码:BGA
包装说明:25 X 25 MM, 3.24 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-360针数:360
Reach Compliance Code:not_compliantECCN代码:3A991.A.1
HTS代码:8542.31.00.01风险等级:5.37
其他特性:ALSO REQUIRES 1.8V OR 2.5V SUPPLY地址总线宽度:36
位大小:32边界扫描:YES
最大时钟频率:167 MHz外部数据总线宽度:64
格式:FLOATING POINT集成缓存:YES
JESD-30 代码:S-CBGA-B360JESD-609代码:e0
长度:25 mm低功率模式:YES
湿度敏感等级:1端子数量:360
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:BGA
封装等效代码:BGA360,19X19,50封装形状:SQUARE
封装形式:GRID ARRAY峰值回流温度(摄氏度):260
电源:1.3,1.8/2.5 V认证状态:Not Qualified
座面最大高度:3.24 mm速度:1333 MHz
子类别:Microprocessors最大供电电压:1.35 V
最小供电电压:1.25 V标称供电电压:1.3 V
表面贴装:YES技术:CMOS
端子面层:Tin/Lead (Sn/Pb)端子形式:BALL
端子节距:1.27 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:40宽度:25 mm
uPs/uCs/外围集成电路类型:MICROPROCESSOR, RISCBase Number Matches:1

MC7447AHX1333LB 数据手册

 浏览型号MC7447AHX1333LB的Datasheet PDF文件第1页浏览型号MC7447AHX1333LB的Datasheet PDF文件第2页浏览型号MC7447AHX1333LB的Datasheet PDF文件第3页浏览型号MC7447AHX1333LB的Datasheet PDF文件第5页浏览型号MC7447AHX1333LB的Datasheet PDF文件第6页浏览型号MC7447AHX1333LB的Datasheet PDF文件第7页 
Features  
— Four vector units and 32-entry vector register file (VRs)  
Vector permute unit (VPU)  
Vector integer unit 1 (VIU1) handles short-latency AltiVec™ integer instructions, such as  
vector add instructions (for example, vaddsbs, vaddshs, and vaddsws).  
Vector integer unit 2 (VIU2) handles longer-latency AltiVec integer instructions, such as  
vector multiply add instructions (for example, vmhaddshs, vmhraddshs, and  
vmladduhm).  
Vector floating-point unit (VFPU)  
— Three-stage load/store unit (LSU)  
– Supports integer, floating-point, and vector instruction load/store traffic  
– Four-entry vector touch queue (VTQ) supports all four architected AltiVec data stream  
operations  
– 3-cycle GPR and AltiVec load latency (byte, half word, word, vector) with 1-cycle  
throughput  
– 4-cycle FPR load latency (single, double) with 1-cycle throughput  
– No additional delay for misaligned access within double-word boundary  
– Dedicated adder calculates effective addresses (EAs)  
– Supports store gathering  
– Performs alignment, normalization, and precision conversion for floating-point data  
– Executes cache control and TLB instructions  
– Performs alignment, zero padding, and sign extension for integer data  
– Supports hits under misses (multiple outstanding misses)  
– Supports both big- and little-endian modes, including misaligned little-endian accesses  
Three issue queues, FIQ, VIQ, and GIQ, can accept as many as one, two, and three instructions,  
respectively, in a cycle. Instruction dispatch requires the following:  
— Instructions can only be dispatched from the three lowest IQ entries—IQ0, IQ1, and IQ2.  
— A maximum of three instructions can be dispatched to the issue queues per clock cycle.  
— Space must be available in the CQ for an instruction to dispatch. (This includes instructions that  
are assigned a space in the CQ but not in an issue queue.)  
Rename buffers  
— 16 GPR rename buffers  
— 16 FPR rename buffers  
— 16 VR rename buffers  
Dispatch unit  
— Decode/dispatch stage fully decodes each instruction  
Completion unit  
— The completion unit retires an instruction from the 16-entry completion queue (CQ) when all  
instructions ahead of it have been completed, the instruction has finished execution, and no  
exceptions are pending.  
MPC7447A RISC Microprocessor Hardware Specifications, Rev. 5  
4
Freescale Semiconductor  

与MC7447AHX1333LB相关器件

型号 品牌 描述 获取价格 数据表
MC7447AHX1420LB NXP APOLO7PM,RV1.1,1.3V,105C

获取价格

MC7447AHX600NB NXP RISC Microprocessor Hardware Specifications

获取价格

MC7447AHX733NB NXP RISC Microprocessor Hardware Specifications

获取价格

MC7447AHX867NB NXP RISC Microprocessor Hardware Specifications

获取价格

MC7447ATHX1000NB NXP APOLO7PM,REV1.1,1.1V,-40C

获取价格

MC7447ATHX1167NB NXP RISC Microprocessor Hardware Specifications

获取价格