5秒后页面跳转
MC14002BCPS PDF预览

MC14002BCPS

更新时间: 2024-01-04 06:43:48
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA
页数 文件大小 规格书
11页 330K
描述
暂无描述

MC14002BCPS 数据手册

 浏览型号MC14002BCPS的Datasheet PDF文件第2页浏览型号MC14002BCPS的Datasheet PDF文件第3页浏览型号MC14002BCPS的Datasheet PDF文件第4页浏览型号MC14002BCPS的Datasheet PDF文件第5页浏览型号MC14002BCPS的Datasheet PDF文件第6页浏览型号MC14002BCPS的Datasheet PDF文件第7页 
SEMICONDUCTOR TECHNICAL DATA  
The B Series logic gates are constructed with P and N channel  
enhancement mode devices in a single monolithic structure (Complemen-  
tary MOS). Their primary use is where low power dissipation and/or high  
noise immunity is desired.  
Supply Voltage Range = 3.0 Vdc to 18 Vdc  
All Outputs Buffered  
Capable of Driving Two Low–power TTL Loads or One Low–power  
Schottky TTL Load Over the Rated Temperature Range.  
Double Diode Protection on All Inputs Except: Triple Diode Protection  
on MC14011B and MC14081B  
Pin–for–Pin Replacements for Corresponding CD4000 Series B Suffix  
Devices (Exceptions: MC14068B and MC14078B)  
L SUFFIX  
CERAMIC  
CASE 632  
P SUFFIX  
PLASTIC  
CASE 646  
D SUFFIX  
SOIC  
CASE 751A  
ORDERING INFORMATION  
MC14XXXBCP  
MC14XXXBCL  
MC14XXXBD  
Plastic  
Ceramic  
SOIC  
T
A
= – 55° to 125°C for all packages.  
MAXIMUM RATINGS* (Voltages Referenced to V  
)
SS  
Symbol  
Parameter  
DC Supply Voltage  
Value  
Unit  
V
V
DD  
– 0.5 to + 18.0  
V , V  
Input or Output Voltage (DC or Transient)  
– 0.5 to V  
DD  
+ 0.5  
V
in out  
l , l  
Input or Output Current (DC or Transient),  
per Pin  
± 10  
mA  
in out  
P
Power Dissipation, per Package†  
Storage Temperature  
500  
mW  
C
D
T
stg  
– 65 to + 150  
260  
T
Lead Temperature (8–Second Soldering)  
C
L
* Maximum Ratings are those values beyond which damage to the device may occur.  
Temperature Derating:  
Plastic “P and D/DW” Packages: – 7.0 mW/ C From 65 C To 125 C  
Ceramic “L” Packages: – 12 mW/ C From 100 C To 125 C  
This device contains protection circuitry to guard against damage  
due to high static voltages or electric fields. However, precautions must  
be taken to avoid applications of any voltage higher than maximum rated  
voltages to this high-impedance circuit. For proper operation, V and  
in  
V
out  
should be constrained to the range V  
SS  
(V or V ) V .  
in out DD  
Unused inputs must always be tied to an appropriate logic voltage  
level (e.g., either V or V ). Unused outputs must be left open.  
SS DD  
REV 3  
1/94  
Motorola, Inc. 1995  

与MC14002BCPS相关器件

型号 品牌 获取价格 描述 数据表
MC14002BD MOTOROLA

获取价格

B-Suffix Series CMOS Gates
MC14002BDCBS MOTOROLA

获取价格

NOR Gate, CMOS, CDIP14
MC14002BDR2 MOTOROLA

获取价格

4000/14000/40000 SERIES, DUAL 4-INPUT NOR GATE, PDSO14, PLASTIC, SOIC-14
MC14002UBAL MOTOROLA

获取价格

4000/14000/40000 SERIES, DUAL 4-INPUT NOR GATE, CDIP14, 632-08
MC14002UBALD MOTOROLA

获取价格

4000/14000/40000 SERIES, DUAL 4-INPUT NOR GATE, CDIP14, 632-08
MC14002UBALDS MOTOROLA

获取价格

4000/14000/40000 SERIES, DUAL 4-INPUT NOR GATE, CDIP14, 632-08
MC14002UBALS MOTOROLA

获取价格

NOR Gate, CMOS, CDIP14
MC14002UBCL MOTOROLA

获取价格

UB-Suffix Series COMS Gates
MC14002UBCL ONSEMI

获取价格

IC,LOGIC GATE,DUAL 4-INPUT NOR,CMOS,DIP,14PIN,CERAMIC
MC14002UBCLDS MOTOROLA

获取价格

4000/14000/40000 SERIES, DUAL 4-INPUT NOR GATE, CDIP14, 632-08