MAX7318AAG-T

更新时间： 2024-01-31 09:49:11

品牌	Logo	应用领域
美信 - MAXIM		/
页数	文件大小	规格书
19页	423K
描述
暂无描述

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MAX7318AAG-T 数据手册

2-Wire-Interfaced, 16-Bit, I/O Port Expander

with Interrupt and Hot-Insertion Protection

MAX7318

DC ELECTRICAL CHARACTERISTICS (continued)

(V+ = 2V to 5.5V, T = -40°C to +125°C, unless otherwise noted. Typical values are at V+ = 3.3V, T = +25°C.) (Note 1)

PARAMETER

SYMBOL

CONDITIONS

MIN

-1

TYP

MAX

UNITS

µA

Leakage Current

Input Capacitance

INT

Low-Level Output Current

= 0.4V

AC ELECTRICAL CHARACTERISTICS

(V+ = 2V to 5.5V, T = -40°C to +125°C, unless otherwise noted.) (Note 1)

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

SCL Clock Frequency

400

kHz

SCL

Bus Free Time Between STOP

and START Conditions

Figure 2

1.3

0.6

µs

BUF

Hold Time (Repeated) START

Condition

HD,STA

Repeated START Condition

Setup Time

Figure 2

0.6

SU,STA

STOP Condition Setup Time

Data Hold Time

µs

SU,STO

Figure 2 (Note 2)

Figure 2

0.9

HD,DAT

Data Setup Time

100

1.3

0.7

SU,DAT

SCL Low Period

Figure 2

LOW

SCL High Period

Figure 2

HIGH

V+ < 3.3V

500

250

SDA Fall Time

Figure 2 (Notes 3, 4)

(Note 5)

V+ ≥ 3.3V

Pulse Width of Spike Suppressed

PORT TIMING

Output Data Valid

Figure 7

µs

Input Data Setup Time

Input Data Hold Time

INTERRUPT TIMING

Interrupt Valid

Figure 9

30.5

µs

Interrupt Reset

Note 1: All parameters are 100% production tested at T = +25°C. Specifications over temperature are guaranteed by design.

Note 2: A master device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V of the SCL

signal) to bridge the undefined region SCL’s falling edge.

Note 3: C = total capacitance of one bus line in pF.

Note 4: The maximum t for the SDA and SCL bus lines is specified at 300ns. The maximum fall time for the SDA output stage t is

specified at 250ns. This allows series protection resistors to be connected between the SDA and SCL pins and the SDA/SCL

bus lines without exceeding the maximum specified t .

Note 5: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.

_______________________________________________________________________________________

1 234 5 6 7...19

下载PDF

与MAX7318AAG-T相关器件

型号	品牌	描述	获取价格	数据表
MAX7318ATG	MAXIM	2-Wire-Interfaced, 16-Bit, I/O Port Expander with Interrupt and Hot-Insertion Protection	获取价格
MAX7318ATG-T	MAXIM	Parallel I/O Port, 16-Bit, 16 I/O, BICMOS, 4 X 4 MM, 0.80 MM HEIGHT, MO-220WGGD-2, TQFN-24	获取价格
MAX7318AUG	MAXIM	2-Wire-Interfaced, 16-Bit, I/O Port Expander with Interrupt and Hot-Insertion Protection	获取价格
MAX7318AUG-T	MAXIM	Parallel I/O Port, 16-Bit, 16 I/O, BICMOS, PDSO24, 4.40 MM, MO-153AD, TSSOP-24	获取价格
MAX7318AWG	MAXIM	2-Wire-Interfaced, 16-Bit, I/O Port Expander with Interrupt and Hot-Insertion Protection	获取价格
MAX7318AWG+	MAXIM	2-Wire-Interfaced 16-Port I/O Expander with Interrupt	获取价格