2.7Gbps Post Amp with Automatic Gain Control
Detailed Description
V
CC
Figure 1 is a functional diagram of the MAX3861 auto-
matic gain-control amplifier. The MAX3861 is divided
into three sections: main signal path, input signal
detection, and output signal detection.
CZ+
CZ-
OUT+
OUT-
IN+
IN-
MAIN SIGNAL PATH
Main Signal Path
The main signal path consists of variable gain ampli-
fiers with CML output levels and an offset cancellation
loop. This configuration allows for overall gains ranging
from -9.5dB to 43.5dB.
OSM
SC
CONTROL
BLOCK
AND
OUTPUT
SIGNAL
DETECT
VREF
CG+
CG-
MAX3861
Offset-Cancellation Loop
The offset-cancellation loop partially reduces additional
offset at the input. In communications systems using
NRZ data with a 50% duty cycle, pulse-width distortion
present in the signal or generated by the transimped-
ance amplifier appears as input offset and is partially
removed by the offset cancellation loop. An external
capacitor is required between CZ+ and CZ- to com-
pensate the offset cancellation loop and determine the
lower 3dB frequency of the signal path.
CD+
CD-
RSSI
SD
SD CIRCUITRY
EN
TH
R
TH
GND
Input Signal Detection and
SD Circuitry
The input signal detection circuitry consists of variable
gain amplifiers and threshold voltages. Input signal
detection information is compared to an internal refer-
ence and creates the RSSI voltage and an internal ref-
erence signal. The signal detect (SD) circuitry indicates
when the input signal is below the programmed thresh-
old by comparing a voltage proportional to the RSSI
signal with internally generated control voltages. The
SD threshold is set by a control voltage developed
Figure 1. Functional Diagram
Output Signal Monitor and
Amplitude Control
Output amplitude typically can be adjusted from
400mV
to 920mV
by applying a control voltage
P-P
P-P
(0V to 2.0V) to the SC pin. See Output Signal Amplitude
vs. SC Pin Voltage in the Typical Operating
Characteristics. Connect the VREF pin (2.0V) to the SC
pin for maximum output amplitude. The output signal
monitor pin provides a DC voltage that is linearly pro-
portional to the output signal.
across the external TH resistor (R ). Two control volt-
TH
ages, V
and V
, define the signal
ASSERT
DEASSERT
detect assert and deassert levels. To prevent SD chat-
ter in the region of the programmed threshold, 2.8dB to
6.3dB of hysteresis is built into the SD assert/deassert
function and thus, once asserted, SD is not deasserted
until sufficient gain is retained. When input signal
detection (SD and RSSI) is not required, tie EN to a TTL
low to power-down this circuitry.
Design Procedure
Program the SD Threshold
The SD threshold is programmed by an external resis-
tor, R , between the range of 2mV
to 100mV
.
P-P
TH
P-P
The circuit is designed to have approximately 4.5dB of
hysteresis over the full range. See Signal Detect
Threshold vs. R
graph in the Typical Operating
TH
Characteristics for proper sizing.
_______________________________________________________________________________________
7