M80C51FB
D.C. CHARACTERISTICS: (Over Specified Operating Conditions) (Continued)
Symbol
Parameter
Min
Max
Unit
V
Test Conditions
b
b
b
e b
e b
e b
V
OH1
Output High Voltage
(Port 0 in External Bus Mode,
ALE, PSEN)
V
V
V
0.3
0.7
1.5
I
I
I
200 mA (Note 2)
3.2 mA
CC
CC
CC
OH
OH
OH
V
V
7.0 mA (Note 4)
b
g
e
0.45V
I
Logical 0 Input Current
(Ports 1, 2, and 3)
75
10
mA
V
IL
IN
k
k
V
I
I
Input leakage Current (Port 0)
mA
mA
0.45V
V
LI
IN
CC
b
e
2V
Logical 1 to 0 Transition Current
(Ports 1, 2, and 3)
750
V
TL
IN
RRST
CIO
RST Pulldown Resistor
Pin Capacitance
40
225
KX
@
1 MHz, 25 C
10
pF
§
I
Power Supply Current:
@
Active Mode 16 MHz
@
Idle Mode 16 MHz
(Note 3)
CC
45
15
mA
mA
mA
@
Power Down Mode 16 MHz
130
NOTES:
1. Capacitive loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the V s of ALE and Ports
OL
1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1 to
0 transitions during bus operations. In applications where capacitance loading exceeds 100 pFs, the noise pulse on the ALE
signal may exceed 0.8V. In these cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an Address Latch
with a Schmitt Trigger Strobe input.
b
2. Capacitive loading on Ports 0 and 2 cause the V
the address lines are stabilizing.
on ALE and PSEN to drop below the V
CC
0.3 specification when
OH
3. See Figures 5–8 for load circuits. Minimum V
for Power Down is 2V.
CC
4. Care must be taken not to exceed the maximum allowable power dissipation.
5. Under steady state (non-transient) conditions, I must be externally limited as follows:
OL
Maximum I per port pin:
OL
10mA
Maximum I per 8-bit portÐ
OL
Port 0:
Ports 1, 2 and 3:
Maximum total I for all output pins:
26 mA
15 mA
71 mA
OL
If I exceeds the test condition, V may exceed the related specification. Pins are not guaranteed to sink current greater
OL OL
than the listed test conditions.
271172–6
271172–7
All other pins disconnected
e
All other pins disconnected
e
e
e
TCHCL 5 ns
TCLCH
TCHCL
5 ns
TCLCH
Figure 5. I Load Circuit Active Mode
CC
Figure 6. I Load Circuit Idle Mode
CC
7