5秒后页面跳转
M5-192/104-10YC PDF预览

M5-192/104-10YC

更新时间: 2024-01-28 15:16:12
品牌 Logo 应用领域
莱迪思 - LATTICE 可编程逻辑器件输入元件时钟
页数 文件大小 规格书
47页 1092K
描述
Fifth Generation MACH Architecture

M5-192/104-10YC 技术参数

是否Rohs认证: 不符合生命周期:Transferred
Reach Compliance Code:unknown风险等级:5.72
Is Samacsys:N其他特性:YES
最大时钟频率:83 MHz系统内可编程:YES
JESD-30 代码:S-PQFP-G144JESD-609代码:e0
JTAG BST:YES专用输入次数:
I/O 线路数量:104宏单元数:192
端子数量:144最高工作温度:85 °C
最低工作温度:-40 °C组织:0 DEDICATED INPUTS, 104 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:QFP封装等效代码:QFP144,1.2SQ
封装形状:SQUARE封装形式:FLATPACK
电源:5 V可编程逻辑类型:EE PLD
传播延迟:16 ns认证状态:Not Qualified
子类别:Programmable Logic Devices最大供电电压:5.5 V
最小供电电压:4.5 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.635 mm
端子位置:QUADBase Number Matches:1

M5-192/104-10YC 数据手册

 浏览型号M5-192/104-10YC的Datasheet PDF文件第3页浏览型号M5-192/104-10YC的Datasheet PDF文件第4页浏览型号M5-192/104-10YC的Datasheet PDF文件第5页浏览型号M5-192/104-10YC的Datasheet PDF文件第7页浏览型号M5-192/104-10YC的Datasheet PDF文件第8页浏览型号M5-192/104-10YC的Datasheet PDF文件第9页 
Macrocells  
The macrocells for MACH 5 devices consist of a storage element which can be configured for  
combinatorial, registered or latched operation (Figure 3). The D-type flip-flops can be configured  
as T-type, J-K, or S-R operation through the use of the XOR gate associated with each macrocell.  
Each PAL block has the capability to provide two input registers by using macrocells 0 and 15. In  
order to use this option, these macrocells must be accessed via the I/O pins associated with  
macrocells 3 and 12, respectively. Once the macrocell is used as an input register, it cannot be used  
for logic, so its clusters can be re-directed through the logic allocator to another macrocell. The  
I/O pins associated with macrocells 0 and 15 can still be used as input pins. Although the I/O pins  
for macrocells 3 and 12 are used to connect to the input registers, these macrocells can still be  
used as buried” macrocells to drive device logic via the matrix.  
Macrocell  
Logic  
Allocator  
5-8  
Clusters/  
MC  
Q
D
Prog. Polarity  
Mode  
Selection  
20446G-003  
Figure 3. Macrocell Diagram  
Control Generator  
The control generator provides four configurable clock lines and three configurable set/reset lines to  
each macrocell in a PAL block. Any of the four clock lines and any of the three set/reset lines can  
be independently selected by any flip-flop within a block. The clock lines can be configured to  
provide synchronous global (pin) clocks and asynchronous product term clocks, sum term clocks,  
and latch enables (Figure 4). Three of the four global clocks, as well as two product-term clocks  
and one sum-term clock, are available per PAL block. Positive or negative edge clocking is  
available as well as advanced clocking features such as complementary and biphase clocking.  
Complementary clocking provides two clock lines exactly 180 degrees out of phase, and is useful  
in applications such as fast data paths. A biphase clock line clocks flip-flops on both the positive  
and negative edges of the clock. The configuration options for the four clock lines per PAL block  
are as follows:  
Clock Line 0 Options  
  Global clock (0, 1, 2, or 3) with positive or negative edge clock enable  
  Product-term clock (A*B*C)  
  Sum-term clock (A+B+C)  
6
MACH 5 Family  

与M5-192/104-10YC相关器件

型号 品牌 描述 获取价格 数据表
M5-192/104-10YI LATTICE Fifth Generation MACH Architecture

获取价格

M5-192/104-12AC LATTICE Fifth Generation MACH Architecture

获取价格

M5-192/104-12AI LATTICE Fifth Generation MACH Architecture

获取价格

M5-192/104-12HC LATTICE Fifth Generation MACH Architecture

获取价格

M5-192/104-12HI LATTICE Fifth Generation MACH Architecture

获取价格

M5-192/104-12VC LATTICE Fifth Generation MACH Architecture

获取价格