Datasheet > M2060-12-670.8386

M2060-12-670.8386

更新时间： 2023-02-26 13:46:45

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
12页	456K
描述
Support Circuit, 1-Func, CQCC36, 9 X 9 MM, CERAMIC, LCC-36

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

M2060-12-670.8386 数据手册

浏览型号M2060-12-670.8386的Datasheet PDF文件第6页

浏览型号M2060-12-670.8386的Datasheet PDF文件第7页

浏览型号M2060-12-670.8386的Datasheet PDF文件第8页

浏览型号M2060-12-670.8386的Datasheet PDF文件第9页

浏览型号M2060-12-670.8386的Datasheet PDF文件第10页

浏览型号M2060-12-670.8386的Datasheet PDF文件第12页

M2060/61/62, M2065/66/67

Integrated

Circuit

Systems, Inc.

VCSO FEC PLL FOR SONET/OTN

P r e l i m i n a r y I n f o r m a t i o n

ELECTRICAL SPECIFICATIONS (CONTINUED)

AC Characteristics

Unless stated otherwise, V_CC

3.3V +

%,T_A= 0 ^oC to +70 ^oC (commercial), T_A= -40 ^oC to +85 ^oC (industrial), F_VCSO= F_OUT

Ω to V_CC- 2V

= 622-675MHz,

LVPECL outputs terminated with 50

Symbol Parameter

Min

Typ

Max Unit Conditions

DIF_REF0, nDIF_REF0,

DIF_REF1, nDIF_REF1

700

F_IN

Input Frequency

MHz

F_OUT

APR

Output Frequency

FOUT0, nFOUT0, FOUT1, nFOUT

Commercial

Industrial

VCSO Absolute

Pull-Range

±120

±50

±200

±150

800

ppm

K_VCO

R_IN

VCO Gain

kHz/V

Wide Bandwidth

100

2100

700

Internal Loop Resistor

kΩ

PLL Loop

Constants

Narrow Bandwidth

kΩ

BW_VCSOVCSO Bandwidth

kHz

Φn

Single Side Band

Phase Noise

1kHz Offset

10kHz Offset

100kHz Offset

-73

dBc/Hz

Fin=19.44 or

38.88 MHz

-103

-126

Mfin=32 (or 16),

Mfec=Rfec

@622.08MHz

PhaseNoise

and Jitter

0.25

0.5

J(t)

Jitter (rms)

@622.08MHz

12kHz to 20MHz

50kHz to 80MHz

P = 4, 8, or 32

odc

Output Duty Cycle

FOUT0, nFOUT0,

P = 1

FOUT1, nFOUT

200

450

500

t_R

t_F

Output Rise Time

20% to 80%

FOUT0, nFOUT0, FOUT1, nFOUT

200

450

500

Output Fall Time

Table 14: AC Characteristics

Note 1: Parameters needed for PLL Simulator software; see Table 10, Example Values for Loop Filter External Components, on pg. 8.

Note 2: See Parameter Measurement Information on pg. 11.

PARAMETER MEASUREMENT INFORMATION

Output Rise and Fall Time

Output Duty Cycle

nFOUT

FOUT

80%

V_P-P

t_PW

(Output Pulse Width)

20%

Clock Output

t_PERIOD

odc =

PERIOD

Figure 7: Output Duty Cycle

Figure 6: Output Rise and Fall Time

M2060/61/62 M2065/66/67 Datasheet Rev 0.4

11 of 12

Revised 30Jul2004

Integrated Circuit Systems, Inc. ● Networking & Communications ● www.icst.com ● tel (508) 852-5400

1...8 9 101112

下载PDF

与M2060-12-670.8386相关器件

型号	品牌	描述	获取价格	数据表
M2060-12-670.8386LF	IDT	Support Circuit, 1-Func, CQCC36, 9 X 9 MM, CERAMIC, LCC-36	获取价格
M2060-12-672.1600	IDT	Support Circuit, 1-Func, CQCC36, 9 X 9 MM, CERAMIC, LCC-36	获取价格
M2060-12-690.5692LF	IDT	Support Circuit, 1-Func, CQCC36, 9 X 9 MM, CERAMIC, LCC-36	获取价格
M2060-12I622.0800LF	IDT	Support Circuit, 1-Func, CQCC36, 9 X 9 MM, CERAMIC, LCC-36	获取价格
M2060-12I625.0000LF	IDT	Support Circuit, 1-Func, CQCC36, 9 X 9 MM, CERAMIC, LCC-36	获取价格
M2060-12I644.5313	IDT	Support Circuit, 1-Func, CQCC36, 9 X 9 MM, CERAMIC, LCC-36	获取价格