Electrical Characteristics
The following specifcations apply for −VS + 3.5V ≤ VIN ≤ +VS − 3.5V, +VS = +15V, −VS = −15V, TA = Tj = 25˚C, Ch = 0.01 µF,
RL = 10 kΩ, LOGIC REFERENCE = 0V, LOGIC HIGH = 2.5V, LOGIC LOW = 0V unless otherwise specified.
Parameter
Conditions
LF198A
Typ
LF398A
Typ Max
Units
Min
Max
Min
Input Impedance
Tj = 25˚C
1010
1010
Ω
%
Gain Error
Tj = 25˚C, RL = 10k
0.002 0.005
0.004 0.005
Full Temperature Range
Tj = 25˚C, Ch = 0.01 µF
0.01
96
0.01
90
%
Feedthrough Attenuation Ratio
at 1 kHz
86
86
dB
Output Impedance
Tj = 25˚C, “HOLD” mode
Full Temperature Range
Tj = 25˚C, Ch = 0.01µF, VOUT = 0
Tj≥25˚C
0.5
1
4
0.5
1
6
Ω
Ω
“HOLD” Step, (Note 6)
Supply Current, (Note 5)
Logic and Logic Reference Input
Current
0.5
4.5
2
1
1.0
4.5
2
1
mV
mA
µA
5.5
10
6.5
10
Tj = 25˚C
Leakage Current into Hold
Capacitor (Note 5)
Tj = 25˚C, (Note 7)
Hold Mode
30
100
30
100
pA
Acquisition Time to 0.1%
∆VOUT = 10V, Ch = 1000 pF
Ch = 0.01 µF
4
20
5
6
4
20
5
6
µs
µs
mA
dB
V
25
25
Hold Capacitor Charging Current
Supply Voltage Rejection Ratio
Differential Logic Threshold
VIN−VOUT = 2V
VOUT = 0
Tj = 25˚C
90
110
1.4
90
110
1.4
0.8
2.4
0.8
2.4
Note 1: “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is
functional, but do not guarantee specific performance limits.
Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by T
, θ , and the ambient temperature, T . The maximum
A
JMAX JA
allowable power dissipation at any temperature is P = (T
− T )/θ , or the number given in the Absolute Maximum Ratings, whichever is lower. The maximum
A JA
D
JMAX
junction temperature, T
, for the LF198/LF198A is 150˚C; for the LF298, 115˚C; and for the LF398/LF398A, 100˚C.
JMAX
Note 3: Although the differential voltage may not exceed the limits given, the common-mode voltage on the logic pins may be equal to the supply voltages without
causing damage to the circuit. For proper logic operation, however, one of the logic pins must always be at least 2V below the positive supply and 3V above the nega-
tive supply.
Note 4: See AN-450 “Surface Mounting Methods and their effects on Product Reliability” for other methods of soldering surface mount devices.
±
±
Note 5: These parameters guaranteed over a supply voltage range of 5 to 18V, and an input range of −V + 3.5V ≤ V ≤ +V − 3.5V.
S
IN
S
Note 6: Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1 pF, for instance, will create an additional 0.5 mV step
with a 5V logic swing and a 0.01µF hold capacitor. Magnitude of the hold step is inversely proportional to hold capacitor value.
Note 7: Leakage current is measured at a junction temperature of 25˚C. The effects of junction temperature rise due to power dissipation or elevated ambient can
be calculated by doubling the 25˚C value for each 11˚C increase in chip temperature. Leakage is guaranteed over full input signal range.
Note 8: A military RETS electrical test specification is available on request. The LF198 may also be procured to Standard Military Drawing #5962-8760801GA or to
MIL-STD-38510 part ID JM38510/12501SGA.
Typical Performance Characteristics
Aperture Time
(Note 9)
Dielectric Absorption
Error in Hold Capacitor
Dynamic Sampling Error
DS005692-19
DS005692-17
DS005692-18
Note 9: See Definition of Terms
3
www.national.com