LAN9116
Highly Efficient Single-Chip 10/100 Non-PCI
Ethernet Controller
• Reduced Power Modes
Highlights
- Numerous power management modes
- Wake on LAN*
- Magic packet wakeup*
- Wakeup indicator event signal
- Link Status Change
• Member of LAN9118 Family; optimized for
medium-high performance applications
• Easily interfaces to most 32-bit and 16-bit embed-
ded CPU’s
• Efficient architecture with low CPU overhead
• Integrated PHY
• Single chip Ethernet controller
- Fully compliant with IEEE 802.3/802.3u stan-
dards
- Integrated Ethernet MAC and PHY
- 10BASE-T and 100BASE-TX support
- Full- and Half-duplex support
- Full-duplex flow control
• Supports audio & video streaming over Ethernet:
1-2 high-definition (HD) MPEG2 streams
• Medium-high speed member of LAN9118 Family
(all members are pin-compatible)
- Backpressure for half-duplex flow control
- Preamble generation and removal
- Automatic 32-bit CRC generation and check-
ing
Target Applications
• Medium-range Cable, satellite, and IP set-top
boxes
- Automatic payload padding and pad removal
- Loop-back modes
• Digital video recorders and DVD recorders/play-
ers
• Flexible address filtering modes
• High definition televisions
- One 48-bit perfect address
- 64 hash-filtered multicast addresses
- Pass all multicast
• Digital media clients/servers and home gateways
• Video-over IP Solutions, IP PBX & video phones
• Wireless routers & access points
- Promiscuous mode
- Inverse filtering
- Pass all incoming with status report
- Disable reception of broadcast packets
Key Benefits
• Non-PCI Ethernet controller for medium-high per-
formance applications
• Integrated Ethernet PHY
- Auto-negotiation
- 32-bit interface
- Automatic polarity detection and correction
- Burst-mode read support
• High-Performance host bus interface
• Eliminates dropped packets
- Simple, SRAM-like interface
- 32/16-bit data bus
- Internal buffer memory can store over 200
packets
- Large, 16Kbyte FIFO memory that can be
allocated to RX or TX functions
- One configurable host interrupt
- Supports automatic or host-triggered PAUSE
and back-pressure flow control
• Minimizes CPU overhead
• Miscellaneous features
- Supports Slave-DMA
- Low profile 100-pin, TQFP RoHS Compliant
package
- Interrupt Pin with Programmable Hold-off
timer
- Integral 1.8V regulator
- General Purpose Timer
• Reduces system cost and increases design flexi-
bility
- Support for optional EEPROM
- Support for 3 status LEDs multiplexed with
Programmable GPIO signals
- SRAM-like interface easily interfaces to most
embedded CPU’s or SoC’s
- Low-cost, low--pin count non-PCI interface
for embedded designs
• 3.3V Power Supply with 5V tolerant I/O
• 0 to 70C
* Third-party brands and names are the property of their
respective owners.
2005-2017 Microchip Technology Inc.
DS00002268B-page 1