5秒后页面跳转
K4S283233E-HG750 PDF预览

K4S283233E-HG750

更新时间: 2023-01-02 16:36:55
品牌 Logo 应用领域
三星 - SAMSUNG 动态存储器
页数 文件大小 规格书
10页 78K
描述
Synchronous DRAM, 4MX32, 6ns, CMOS, PBGA90, 9 X 13 MM, LEAD FREE, FBGA-90

K4S283233E-HG750 数据手册

 浏览型号K4S283233E-HG750的Datasheet PDF文件第2页浏览型号K4S283233E-HG750的Datasheet PDF文件第3页浏览型号K4S283233E-HG750的Datasheet PDF文件第4页浏览型号K4S283233E-HG750的Datasheet PDF文件第5页浏览型号K4S283233E-HG750的Datasheet PDF文件第6页浏览型号K4S283233E-HG750的Datasheet PDF文件第7页 
K4S283233E-F(H)E/N/G/C/L/F  
Mobile-SDRAM  
1M x 32Bit x 4 Banks SDRAM in 90FBGA  
FEATURES  
GENERAL DESCRIPTION  
The K4S283233E is 134,217,728 bits synchronous high data  
rate Dynamic RAM organized as 4 x 1,048,576 words by 32  
bits, fabricated with SAMSUNG¢s high performance CMOS  
technology. Synchronous design allows precise cycle control  
with the use of system clock and I/O transactions are possible  
on every clock cycle. Range of operating frequencies, program-  
mable burst lengths and programmable latencies allow the  
same device to be useful for a variety of high bandwidth and  
high performance memory system applications.  
• 3.0V & 3.3V power supply  
• LVCMOS compatible with multiplexed address  
• Four banks operation  
• MRS cycle with address key programs  
-. CAS latency (1, 2 & 3)  
-. Burst length (1, 2, 4, 8 & Full page)  
-. Burst type (Sequential & Interleave)  
• EMRS cycle with address key programs.  
-. PASR(Partial Array Self Refresh)  
-. Internal TCSR(Temperature Compensated Self Refresh)  
• All inputs are sampled at the positive going edge of the system  
clock  
ORDERING INFORMATION  
Part No.  
Max Freq.  
Interface Package  
• Burst read single-bit write operation  
• DQM for masking  
K4S283233E-F(H)E/N/G/C/L/F60 166MHz(CL=3)  
133MHz(CL=3)  
K4S283233E-F(H)E/N/G/C/L/F75  
105MHz(CL=2)  
90FBGA  
• Auto & self refresh  
LVCMOS  
Pb  
• 64ms refresh period (4K cycle).  
K4S283233E-F(H)E/N/G/C/L/F1H 105MHz(CL=2)  
(Pb Free)  
• Extended Temperature Operation (-25°C ~ 85°C).  
• Commercial Temperature Operation (-25°C ~ 70°C).  
• 90Balls Monolithic FBGA(9mm x 13mm)  
• Pb for -FXXX, Pb Free for -HXXX.  
*1  
K4S283233E-F(H)E/N/G/C/L/F1L  
105MHz(CL=3)  
- F(H)E/N/G : Normal/Low Power, Extended Temp.  
- F(H)C/L/F : Normal/Low Power, Commercial Temp.  
Note :  
1. In case of 40MHz Frequency, CL1 can be supported.  
FUNCTIONAL BLOCK DIAGRAM  
LWE  
Data Input Register  
LDQM  
Bank Select  
1M x 32  
1M x 32  
1M x 32  
1M x 32  
DQi  
CLK  
ADD  
Column Decoder  
Latency & Burst Length  
LCKE  
Programming Register  
LWCBR  
LRAS  
LCBR  
LWE  
LCAS  
LDQM  
Timing Register  
CLK  
CKE  
CS  
RAS  
CAS  
WE  
DQM  
* Samsung Electronics reserves the right to change products or specification without notice.  
May. 2003  

与K4S283233E-HG750相关器件

型号 品牌 获取价格 描述 数据表
K4S283233E-HL600 SAMSUNG

获取价格

Synchronous DRAM, 4MX32, 5.4ns, CMOS, PBGA90, 9 X 13 MM, LEAD FREE, FBGA-90
K4S283233E-HN600 SAMSUNG

获取价格

Synchronous DRAM, 4MX32, 5.4ns, CMOS, PBGA90, 9 X 13 MM, LEAD FREE, FBGA-90
K4S283233E-HN750 SAMSUNG

获取价格

Synchronous DRAM, 4MX32, 6ns, CMOS, PBGA90, 9 X 13 MM, LEAD FREE, FBGA-90
K4S283233E-SC1L SAMSUNG

获取价格

Synchronous DRAM, 4MX32, 7ns, CMOS, PBGA90
K4S283233E-SC1L0 SAMSUNG

获取价格

Synchronous DRAM, 4MX32, 7ns, CMOS, PBGA90, 11 X 13 MM, FBGA-90
K4S283233E-SC60 SAMSUNG

获取价格

Synchronous DRAM, 4MX32, 5.4ns, CMOS, PBGA90
K4S283233E-SC750 SAMSUNG

获取价格

Synchronous DRAM, 4MX32, 6ns, CMOS, PBGA90, 11 X 13 MM, FBGA-90
K4S283233E-SE1H SAMSUNG

获取价格

Synchronous DRAM, 4MX32, 7ns, CMOS, PBGA90
K4S283233E-SE1H0 SAMSUNG

获取价格

Synchronous DRAM, 4MX32, 7ns, CMOS, PBGA90, 11 X 13 MM, FBGA-90
K4S283233E-SE1L SAMSUNG

获取价格

Synchronous DRAM, 4MX32, 7ns, CMOS, PBGA90