5秒后页面跳转
IS93C56A-3P PDF预览

IS93C56A-3P

更新时间: 2024-01-04 04:16:56
品牌 Logo 应用领域
美国芯成 - ISSI 存储内存集成电路光电二极管可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
页数 文件大小 规格书
16页 131K
描述
暂无描述

IS93C56A-3P 数据手册

 浏览型号IS93C56A-3P的Datasheet PDF文件第2页浏览型号IS93C56A-3P的Datasheet PDF文件第3页浏览型号IS93C56A-3P的Datasheet PDF文件第4页浏览型号IS93C56A-3P的Datasheet PDF文件第5页浏览型号IS93C56A-3P的Datasheet PDF文件第6页浏览型号IS93C56A-3P的Datasheet PDF文件第7页 
®
IS93C56A IS93C66A  
ISSI  
2K-BIT/4K-BIT SERIAL ELECTRICALLY  
ERASABLE PROM  
MAY 2006  
FEATURES  
DESCRIPTION  
• Industry-standard Microwire Interface  
— Non-volatile data storage  
The IS93C56A/66A are 2kb/4kb non-volatile,  
®
ISSI serial EEPROMs. They are fabricated using  
an enhanced CMOS design and process. The  
IS93C56A/66A contain power-efficient read/write  
memory, and organization of either 256/512 bytes  
of 8 bits or 128/256 words of 16 bits. When the  
ORG pin is connected to Vcc or left unconnected,  
x16 is selected; when it is connected to ground,  
x8 is selected. The IS93C56A/66A are fully  
backward compatible with IS93C56/66.  
— Wide voltage operation:  
Vcc = 1.8V to 5.5V  
— Auto increment for efficient data dump  
• User Configured Memory Organization  
— By 16-bit or by 8-bit  
• Hardware and software write protection  
— Defaults to write-disabled state at power-up  
— Software instructions for write-enable/disable  
• Enhanced low voltage CMOS E2PROM  
technology  
• Versatile, easy-to-use Interface  
— Self-timed programming cycle  
— Automatic erase-before-write  
— Programming status indicator  
— Word and chip erasable  
An instruction set defines the operation of the  
devices, including read, write, and mode-enable  
functions. To protect against inadvertent data  
modification, all erase and write instructions are  
accepted only while the devices are write-enabled.  
A selected x8 byte or x16 word can be modified  
with a single WRITE or ERASE instruction.  
Additionally, the two instructions WRITE ALL or  
ERASE ALL can program an entire array. Once a  
device begins its self-timed program procedure,  
the data out pin (Dout) can indicate the READY/  
BUSY status by raising chip select (CS). The self-  
timed write cycle includes an automatic erase-  
before-write capability. The devices can output  
any number of consecutive bytes/words using a  
single READ instruction.  
— Chip select enables power savings  
• Durable and reliable  
— 40-year data retention after 1M write cycles  
— 1 million write cycles  
— Unlimited read cycles  
— Schmitt-trigger inputs  
• Industrial and Automotive Temperature Grade  
• Lead-free available  
FUNCTIONAL BLOCK DIAGRAM  
DUMMY  
BIT  
D
OUT  
DATA  
REGISTER  
INSTRUCTION  
REGISTER  
R/W  
AMPS  
D
IN  
EEPROM  
ARRAY  
ADDRESS  
REGISTER  
INSTRUCTION  
DECODE,  
CONTROL,  
AND  
ADDRESS  
DECODER  
CS  
256/512x8  
128/256x16  
CLOCK  
SK  
GENERATION  
HIGH VOLTAGE  
GENERATOR  
WRITE  
ENABLE  
Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time  
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to  
obtain the latest version of this device specification before relying on any published information and before placing orders for products.  
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774  
1
Rev. A  
05/02/06  

与IS93C56A-3P相关器件

型号 品牌 描述 获取价格 数据表
IS93C56A-3PA ETC EEPROM

获取价格

IS93C56A-3PI ISSI 2K-BIT/4K-BIT SERIAL ELECTRICALLY ERASABLE PROM

获取价格

IS93C56A-3PLA3 ISSI 2K-BIT/4K-BIT SERIAL ELECTRICALLY ERASABLE PROM

获取价格

IS93C56A-3PLI ISSI EEPROM, 128X16, Serial, CMOS, PDIP8, 0.300 INCH, LEAD FREE, PLASTIC, DIP-8

获取价格

IS93C56A-3ZI ETC EEPROM

获取价格

IS93C56A-3ZLA3 ISSI 2K-BIT/4K-BIT SERIAL ELECTRICALLY ERASABLE PROM

获取价格