5秒后页面跳转
IMP2119CPW PDF预览

IMP2119CPW

更新时间: 2024-02-12 07:57:13
品牌 Logo 应用领域
A1PROS /
页数 文件大小 规格书
9页 447K
描述
Interface Circuit

IMP2119CPW 技术参数

生命周期:Contact Manufacturer包装说明:,
Reach Compliance Code:unknown风险等级:5.68
Is Samacsys:NBase Number Matches:1

IMP2119CPW 数据手册

 浏览型号IMP2119CPW的Datasheet PDF文件第2页浏览型号IMP2119CPW的Datasheet PDF文件第3页浏览型号IMP2119CPW的Datasheet PDF文件第4页浏览型号IMP2119CPW的Datasheet PDF文件第5页浏览型号IMP2119CPW的Datasheet PDF文件第6页浏览型号IMP2119CPW的Datasheet PDF文件第7页 
IMP2119  
DATA  
C
OMMUNICATIONS  
Key Features  
9-Line ULTRA3 LVD/SE  
SCSI Terminator  
Auto-selectable LVD or single-ended termination  
3.0pF maximum disabled output capacitance  
Fast response, no external capacitors required  
Compatible with active negation drivers  
15µA supply current in disconnect mode  
Logic command disconnects all termination lines  
DIFFSENSE line driver  
The IMP2119 is a multimode SCSI terminator that conforms to the SCSI  
Parallel Interconnect-2 (SPI-2) specification developed by the T10 stan-  
dards committee for low voltage differential (LVD) termination.  
Multimode compatibility permits the use of legacy devices on the bus  
without hardware alterations. Automatic mode selection is achieved  
through voltage detection on the diffsense line.  
The IMP2119 delivers the ultimate in SCSI bus performance while saving  
component cost and board area. Elimination of the external capacitors  
also mitigates the need for a lengthy capacitor selection process. The indi-  
vidual high bandwidth drivers also maximize channel separation and  
reduce channel to channel noise and cross talk. The high bandwidth  
architecture insures ULTRA3 performance.  
Ground driver integrated for single-ended  
operation  
Current limit and thermal protection  
Hot-swap compatible (single-ended)  
Compatible with SCSI, SPI-2, SPI-3, SPI-4  
When the IMP2119 is enabled, the differential sense (DIFFSENSE) pin  
supplies a voltage between 1.2V and 1.4V. In application, this pin is tied  
to the DIFFSENSE input of the corresponding LVD transceivers. This  
action enables the LVD transceiver function. DIFFSENSE is capable of  
supplying a maximum of 15mA. Tying the DIFFSENSE pin HIGH places  
the IMP2119 in a high impedance state indicating the presence of an  
HVD device. Tying the pin LOW places the part in a single-ended mode  
while also signaling the multimode transceiver to operate in a single-  
ended mode.  
ULTRA160 and ULTRA320  
Pin compatible with DS2119  
sleep/ disable mode, the DIFFSENSE function is disabled  
and is placed in a high impedance state.  
Another key feature of the IMP2119 is the master/ slave  
function. Driving this pin HIGH or floating the pin enables  
the 1.3V DIFFSENSE reference. Driving the pin LOW dis-  
ables the on board DIFFSENSE reference and enables use  
of an external master reference device.  
Recognizing the needs of portable and configurable peripherals, the  
IMP2119 have a TTL compatible sleep/ disable mode. During this  
sleep/ disable mode, power dissipation is reduced to a meager 15µA  
while also placing all outputs in a high impedance state. Also during  
Block Diagram  
1 of 9  
SE 2.85V, 22.5mA  
TPWR  
Power ON  
Internal VREF  
1.30V  
ISO  
SE  
2.2V  
1.07mA  
SE  
LVD(-) / SE  
DISC/HVD  
200  
52.5  
LVD  
1.25V  
SE  
LVD  
HVD  
LVD(+) / SE  
(Pseudo-GND)  
52.5  
M/S  
LVD  
10mA  
20  
1.07mA  
MODE Control & Delay  
SE  
Window  
Comp.  
Latch  
HVD  
DIFFSENSE  
SE  
HVD  
LVD  
20k  
LVD  
DIFF_CAP  
Power ON & MODE Delay  
Power ON  
© 2002 IMP, Inc.  
Data Communications  
1

与IMP2119CPW相关器件

型号 品牌 描述 获取价格 数据表
IMP2119CPW/T A1PROS Interface Circuit

获取价格

IMP23408D-11 ETC x8 ROM (Mask Programmable)

获取价格

IMP23408D-14 ETC x8 ROM (Mask Programmable)

获取价格

IMP23408D-19 ETC x8 ROM (Mask Programmable)

获取价格

IMP23408P-11 ETC x8 ROM (Mask Programmable)

获取价格

IMP23408P-14 ETC x8 ROM (Mask Programmable)

获取价格